DatasheetsPDF.com

IS43R16160D

Part Number	IS43R16160D
Manufacturer	ISSI
Description	DDR SDRAM
Published	Nov 23, 2012
Detailed Description	IS43R83200D IS43/46R16160D, IS43/46R32800D JUNE 2012 8Mx32, 16Mx16, 32Mx8 256Mb DDR SDRAM FEATURES • VDD and VDDQ: 2...
Datasheet	IS43R16160D PDF File

Overview

IS43R83200D IS43/46R16160D, IS43/46R32800D JUNE 2012 8Mx32, 16Mx16, 32Mx8 256Mb DDR SDRAM FEATURES • VDD and VDDQ: 2.
5V ± 0.
2V • SSTL_2 compatible I/O • Double-data rate architecture; two data transfers per clock cycle • Bidirectional, data strobe (DQS) is transmitted/ received with data, to be used in capturing data at the receiver • DQS is edge-aligned with data for READs and centre-aligned with data for WRITEs • Differential clock inputs (CK and CK) • DLL aligns DQ and DQS transitions with CK transitions • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS • Four internal banks for concurrent operation • Data Mask for write data.
DM masks write data at both rising and falling edges of data strobe • Burst Length: 2, 4 and 8 • Burst Type: Sequential and Interleave mode • Programmable CAS latency: 2, 2.
5 and 3 • Auto Refresh and Self Refresh Modes • Auto Precharge • TRAS Lockout supported (tRAP = tRCD) DEVICE OVERVIEW ISSI’s 256-Mbit DDR SDRAM achieves high speed data transfer using pipeline architecture and two data word accesses per clock cycle.
The 268,435,456-bit memory array is internally organized as four banks of 64Mb to allow concurrent operations.
The pipeline allows Read and Write burst accesses to be virtually continuous, with the option to concatenate or truncate the bursts.
The programmable features of burst length, burst sequence and CAS latency enable further advantages.
The device is available in 8-bit, 16-bit and 32-bit data word size Input data is registered on the I/O pins on both edges of Data Strobe signal(s), while output data is referenced to both edges of Data Strobe and both edges of CLK.
Commands are registered on the positive edges of CLK.
An Auto Refresh mode is provided, along with a Self Refresh mode.
All I/Os are SSTL_2 compatible.
ADDRESS TABLE Parameter Configuration www.
DataSheet.
net/ 8M x 32 2M x 32 x 4 banks BA0, BA1 16M x 16 4M x 16 x 4 banks BA0, BA1 A10/AP 32M...

Similar Datasheet

IS43R16160 256Mb Synchronous DRAM - Integrated Silicon Solution
IS43R16160A 16Meg x 16 256-MBIT DDR SDRAM - Integrated Silicon Solution
IS43R16160B 256Mb DDR Synchronous DRAM - ISSI
IS43R16160D DDR SDRAM - ISSI
IS43R16160F 256Mb DDR SDRAM - Integrated Silicon Solution

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)