DatasheetsPDF.com

APW8813

ANPEC
Part Number APW8813
Manufacturer ANPEC
Description Synchronous Buck Controller
Published Dec 22, 2013
Detailed Description APW8813/A DDR2 And DDR3 Power Solution Synchronous Buck Controller With 1.5A LDO Features General Description Buck C...
Datasheet PDF File APW8813 PDF File

APW8813
APW8813

Overview
APW8813/A DDR2 And DDR3 Power Solution Synchronous Buck Controller With 1.
5A LDO Features General Description Buck Controller (VDDQ) • High Input Voltages Range from 3V to 28V Input Power • Provide 1.
8V (DDR2), 1.
5V (DDR3) or Adjustable The APW8813/A integrates a synchronous buck PWM controller to generate VDDQ, a sourcing and sinking LDO linear regulator to generate VTT.
It provides a complete power supply for DDR2 and DDR3 memory system.
It Output Voltage from 0.
75V to 5.
5V offers the lowest total solution cost in system where space - ±1% Accuracy Over-Temperature is at a premium.
• Integrated MOSFET Drivers and Bootstrap Diode The APW8813/A provides excellent transient response • Excellent Line and Load Transient Responses and accurate DC voltage output in either PFM or PWM • PFM Mode for Increased Light Load Efficiency Mode.
In Pulse Frequency Mode (PFM), the APW8813/A • Constant-On-Time Controller Scheme provides very high efficiency over light to heavy loads with - Switching Frequency Compensation for PWM Mode - Adjustable Switching Frequency from 100kHz loading-modulated switching frequencies.
On TQFN4x424A package, the Forced PWM Mode works nearly at constant frequency for low-noise requirements.
The APW8813/A is equipped with accurate current-limit, to 550kHz in PWM Mode with DC Output Current output under-voltage, and output over-voltage protections.
• Integrated MOSFET Drivers and Bootstrap Diode • S3 and S5 Pins Control The Device in S0, S3, or A Power-On-Reset function monitors the voltage on VCC prevents wrong operation during power on.
S4/S5 State The LDO is designed to provide a regulated voltage with • Power Good Monitoring bi-directional output current for DDR-SDRAM termination.
• 70% Under-Voltage Protection (UVP) The device integrates two power transistors to source or • 125% Over-Voltage Protection (OVP) • Adjustable Current-Limit Protection - Using Sense Low-Side MOSFET RDS(ON) ±1.
5A LDO Section (VTT) sink current ...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)