DatasheetsPDF.com

NJW4822

JRC
Part Number NJW4822
Manufacturer JRC
Description 1-Channel Low Side Switch
Published Feb 4, 2014
Detailed Description NJW4822 1-Channel Low Side Switch  GENERAL DESCRIPTION The NJW4822 is the single low-side switch that can supply 0.2A...
Datasheet PDF File NJW4822 PDF File

NJW4822
NJW4822

Overview
NJW4822 1-Channel Low Side Switch  GENERAL DESCRIPTION The NJW4822 is the single low-side switch that can supply 0.
2A.
The active clamp, overcurrent, error flag output and thermal shutdown are built in with Nch MOS FET.
It can be controlled by a logic signal (3V/5V) directly.
Especially, the NJW4822 is suitable for various Sensors output block as NPN type.
The FLT logic has two versions: Active-high (A-ver) and Active-low (B-ver).
Also, The NJW4822 is a complementary product to the NJW4832.
 FEATURES  Drain-Source Voltage 43V  Drain Current 0.
2A  Corresponding with Logic Voltage Operation: 3V/5V  Low On-Resistance 1.
1 (typ.
) (VIN=5V)  Low Consumption Current 1.
3 (typ.
) (VIN=3.
3V) 160A (typ.
) (VIN=5V)  Active Clamp Circuit 135A (typ.
) (VIN=3.
3V)  Over Current Protection  Thermal Shutdown  Package Outline DFN6-H1 (ESON6-H1)  PACKAGE OUTLINE NJW4822KH1  PIN CONFIGURATION 6 54 123 (Top View) 1.
NC 2.
NC 3.
DRAIN 4.
IN 5.
SOURCE 6.
FLT  BLOCK DIAGRAM 1 23 654 (Bottom View) Exposed PAD on backside connect to GND.
DRAIN FLT Active Clamp IN Thermal Shut Down Over Current Protection SOURCE Ver.
2015-06-22 -1- NJW4822  ABSOLUTE MAXIMUM RATINGS (Ta=25C) PARAMETER Drain-Source Voltage Input Pin Voltage FLT Pin Voltage Power Dissipation Active Clamp Tolerance (Single Pulse) Active Clamp Current Junction Temperature Operating Temperature Storage Temperature SYMBOL VDS VIN VFLT PD EAS IAP Tj Topr Tstg RATINGS 43 0.
3 to 6 0.
3 to 6 445 (*1) 1135 (*2) 100 0.
2 40 to 150 40 to 125 50 to 150 UNIT V V V mW mJ A C C C REMARK DRAIN–SOURCE Pin IN–SOURCE Pin FLT–SOURCE Pin – – – – – – (*1): Mounted on glass epoxy board (101.
5×114.
5×1.
6mm: based on EIA/JEDEC standard, 2Layers FR-4, with Exposed Pad) (*2): Mounted on glass epoxy board (101.
5×114.
5×1.
6mm: based on EIA/JEDEC standard, 4Layers FR-4, with Exposed Pad) (4Layers: Applying 99.
5×99.
5mm inner Cu area and a thermal via hole to a board based on JEDEC standard JE...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)