DatasheetsPDF.com

CY28358

Cypress Semiconductor
Part Number CY28358
Manufacturer Cypress Semiconductor
Description 200-MHz Differential Clock Buffer/Driver
Published Aug 31, 2014
Detailed Description 58 PRELIMINARY CY28358 200-MHz Differential Clock Buffer/Driver Features • Up to 200 MHz operation • Phase-locked loo...
Datasheet PDF File CY28358 PDF File

CY28358
CY28358


Overview
58 PRELIMINARY CY28358 200-MHz Differential Clock Buffer/Driver Features • Up to 200 MHz operation • Phase-locked loop clock distribution for Double Data Rate Synchronous DRAM applications • Distributes one clock input to six differential outputs • External feedback pin FBIN is used to synchronize the outputs to the clock input • Conforms to the DDR1 specification • Spread Aware™ for EMI reduction • 28-pin SSOP package Description This PLL clock buffer is designed for 2.
5 VDD and 2.
5 AVDD operation and differential output levels.
This device is a zero delay buffer that distributes a clock input CLKIN to six differential pairs of clock outputs (CLKT[0:5], CLKC[0:5]) and one feedback clock output FBOUT.
The clock outputs are controlled by the input clock CLKIN and the feedback clock FBIN.
The two line serial bus can set each output clock pair (CLKT[0:5], CLKC[0:5]) to the Hi-Z state.
When AVDD is grounded, the PLL is turned off and bypassed for test purposes.
The PLL in this device u...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)