DatasheetsPDF.com

DSP56321

Freescale Semiconductor
Part Number DSP56321
Manufacturer Freescale Semiconductor
Description 24-Bit Digital Signal Processor
Published Apr 12, 2015
Detailed Description Freescale Semiconductor Technical Data DSP56321 Rev. 11, 2/2005 DSP56321 24-Bit Digital Signal Processor 3 16 6 6 Me...
Datasheet PDF File DSP56321 PDF File

DSP56321
DSP56321

Overview
Freescale Semiconductor Technical Data DSP56321 Rev.
11, 2/2005 DSP56321 24-Bit Digital Signal Processor 3 16 6 6 Memory Expansion Area SCI Triple Timer Address Generation Unit Six Channel DMA Unit Bootstrap ROM Internal Data Bus Switch Clock Generator PLL EXTAL XTAL RESET PINIT/NMI PIO_EB PM_EB XM_EB YM_EB HI08 ESSI EFCOP Peripheral Expansion Area Program RAM 32 K × 24 bits or 31 K × 24 bits and Instruction Cache 1024 × 24 bits X Data RAM 80 K × 24 bits Y Data RAM 80 K × 24 bits YAB XAB PAB DAB External Address Bus Switch 18 Address 24-Bit DSP56300 Core DDB YDB XDB PDB GDB External Bus Interface and I - Cache Control 10 Control External Data Bus Switch 24 Data Program Interrupt Controller Program Decode Controller MODA/IRQA MODB/IRQB MODC/IRQC MODD/IRQD Program Address Generator Power Management Data ALU 24 × 24 + 56 →56-bit MAC Two 56-bit Accumulators JTAG 56-bit Barrel Shifter OnCE™ 5 DE Figure 1.
DSP56321 Block Diagram The DSP56321 is intended for applications requiring a large amount of internal memory, such as networking and wireless infrastructure applications.
The onboard EFCOP can accelerate general filtering applications, such as echo-cancellation applications, correlation, and general-purpose convolutionbased algorithms.
What’s New? Rev.
11 includes the following changes: • Adds lead-free packaging and part numbers.
The Freescale DSP56321, a member of the DSP56300 DSP family, supports networking, security encryption, and home entertainment using a high-performance, single-clock-cycle-per- instruction engine (DSP56000 codecompatible), a barrel shifter, 24-bit addressing, an instruction cache, and a direct memory access (DMA) controller (see Figure 1).
The DSP56321 offers 275 million multiply- accumulates per second (MMACS) performance, attaining 550 MMACS when the EFCOP is in use.
It operates with an internal 275 MHz clock with a 1.
6 volt core and independent 3.
3 volt input/output (I/O) power.
By operating in parallel...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)