DatasheetsPDF.com

MEC1408

Microchip
Part Number MEC1408
Manufacturer Microchip
Description Keyboard and Embedded Controller
Published Mar 12, 2016
Detailed Description MEC140X/1X Keyboard and Embedded Controller Products for Notebook PC Common Features • 3.3V Operation • ACPI 3.0 Compli...
Datasheet PDF File MEC1408 PDF File

MEC1408
MEC1408

Overview
MEC140X/1X Keyboard and Embedded Controller Products for Notebook PC Common Features • 3.
3V Operation • ACPI 3.
0 Compliant • PC2001 compliant • VTR (standby) and VBAT Power Planes - Low Standby Current in Sleep Mode • Connected Standby Support • 32kHz Clock Source - Internal 32kHz Oscillator - External 32kHz Clock Source - 32kHz Crystal (XTAL) Supported - Single-Ended 32kHz Clock Source • LPC Host Interface - LPC Specification 1.
1 Compatible - LPC I/O and Memory Cycles Decoded - Supports optional signals: CLKRUN#, LPCPD#, SERIRQ, SMI#, EC_SCI# (ACPI PME Event) - Supports 19.
2 MHz to 33 MHz nominal bus clock speeds • Configuration Register Set - Compatible with ISA Plug-and-Play Standard - EC-Programmable Base Address • 8042 Emulated Keyboard Controller - 8042 Style Host Interface - Port 92 Legacy A20M Support - Fast GATEA20 & Fast CPU_RESET • System to EC Message Interface - One Embedded Memory Interface - Host Serial or Parallel IRQ Source - Provides Two Windows to On-Chip SRAM for Host Access - Two Register Mailbox Command Interface - Mailbox Registers Interface - Thirty-two 8-Bit Scratch Registers - Two Register Mailbox Command Interface - Two Register SMI Source Interface - Five ACPI Embedded Controller Interfaces - Four EC Interfaces - One Power Management Interface • MIPS32 M14K™ Microcontroller Core - microMIPS-Compatible Instruction Set - High-performance Multiply/Divide Unit - Programmable clock frequencies: 48MHz, 12MHz, 3MHz, and 1MHz - Sleep mode - 2-wire Debug Interface (ICSP) - 6 Breakpoints (4-instruction; 2-data) - Enhanced to Support Debug in Heavy and Deep Sleep States • Trace FIFO Debug Port (TFDP) • Internal DMA Controller - Hardware or Firmware Flow Control - Firmware Initiated Memory-to-Memory transfers - 7-Hardware DMA Channels support three SMBus Master/Slave Controllers and one SPI Controller - Hardware CRC-32 Generator on Channel 0 • Secure Boot ROM Loader - 4 Code Images in Shared Flash Supported - Crisis Recovery over Keyboard matrix S...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)