DatasheetsPDF.com

PLL102-15

PhaseLink Corporation

Low Skew Output Buffer


Description
PLL102-15 Low Skew Output Buffer FEATURES Frequency range 25 ~ 60MHz. Internal phase locked loop will allow spread spec trum modulation on reference clock to pass to the outputs (up to 33kHz SST modulation). Zero input - output delay. Less than 700 ps device - device skew. Less than 250 ps skew between outputs. www.DataSheet4U.com Less than 200 ps cy...



PhaseLink Corporation

PLL102-15

File Download Download PLL102-15 Datasheet


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)