9FGP202A Datasheet: FREQUENCY TIMING GENERATOR





9FGP202A FREQUENCY TIMING GENERATOR Datasheet

Part Number 9FGP202A
Description FREQUENCY TIMING GENERATOR
Manufacture IDT
Total Page 19 Pages
PDF Download Download 9FGP202A Datasheet PDF

Features: FREQUENCY TIMING GENERATOR FOR PERIPHERA LS DATASHEET 9FGP202A General Descrip tion The 9FGP202A is a peripheral clock for Intel Server. It is driven with a 25MHz crystal and generates CPU outputs up to 400MHz. An SMBus interface allow s full control of the device. Recommend ed Application Peripheral Clock for Int el Server Output Features • 1 - 0.7V current-mode differential CPU pair • 8 - 50MHz output • 1 - DOT 96MHz outp ut • 1 - 33.33MHz output • 1 - 32.7 68KHz output • 2 - 25MHz REF outputs Block Diagram Features/Benefits • Se lectable SMBus Address – D0/D1 or C0/ C1 • Spread Spectrum capability on CP U and DOT 96MHz clocks • SMBus Contro l: – M/N and spread programming on CP U and DOT 96MHz clocks via SMBus – Ou tputs can be disabled via pins or SMBus Key Specifications • Exact synthesis on CPU, RMII and 33.33MHz clocks • + /- 100ppm frequency accuracy on remaini ng clocks X1_25 X2_25 XTAL CPU PLL ( SPREAD CAPABLE) 25MHz(1:0) CPUCLK VttPwr_GD/PD# OE_CPU OE_96 .

Keywords: 9FGP202A, datasheet, pdf, IDT, FREQUENCY, TIMING, GENERATOR, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

FREQUENCY TIMING GENERATOR FOR PERIPHERALS
DATASHEET
9FGP202A
General Description
The 9FGP202A is a peripheral clock for Intel Server. It is
driven with a 25MHz crystal and generates CPU outputs up
to 400MHz. An SMBus interface allows full control of the
device.
Recommended Application
Peripheral Clock for Intel Server
Output Features
1 - 0.7V current-mode differential CPU pair
8 - 50MHz output
1 - DOT 96MHz output
1 - 33.33MHz output
1 - 32.768KHz output
2 - 25MHz REF outputs
Block Diagram
Features/Benefits
Selectable SMBus Address – D0/D1 or C0/C1
Spread Spectrum capability on CPU and DOT 96MHz
clocks
SMBus Control:
– M/N and spread programming on CPU and DOT
96MHz clocks via SMBus
– Outputs can be disabled via pins or SMBus
Key Specifications
Exact synthesis on CPU, RMII and 33.33MHz clocks
+/- 100ppm frequency accuracy on remaining clocks
X1_25
X2_25
XTAL
CPU PLL
(SPREAD
CAPABLE)
25MHz(1:0)
CPUCLK
VttPwr_GD/PD#
OE_CPU
OE_96
OE_RMIIA
OE_RMIIB
SMBADR
SMBDAT
SMBCLK
CONTROL
LOGIC
DOT PLL
(SPREAD
CAPABLE)
FIXED
PLL
DIVIDERS
8
DIVIDERS
DOT96SS
33.33MHz
RMII(7:0)
32.768KHz
IDT® FREQUENCY TIMING GENERATOR FOR PERIPHERALS
1
9FGP202A
REV D 070511

                    
                    






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)