DatasheetsPDF.com

KSZ8895MLX Data Sheet

Integrated 5-Port 10/100 Managed Ethernet Switch

Download KSZ8895MLX Datasheet

KSZ8895MLX
KSZ8895MQX/RQX/FQX/MLX Integrated 5-Port 10/100 Managed Ethernet Switch with MII/RMII Interface Features Advanced Switch Features • IEEE 802.1q VLAN Support for up to 128 Active VLAN Groups (Full-Range 4096 of VLAN IDs) • Static MAC Table Supports up to 32 Entries • VLAN ID Tag/Untagged Options, Per Port Basis • IEEE 802.1p/q Tag Insertion or Removal on a Per Port Basis Based on Ingress Port (Egress) • Programmable Rate Limiting at the Ingress and Egress on a Per Port Basis • Jitter-Free Per Packet Based Rate Limiting Sup- port • Broadcast Storm Protection with Percentage Con- trol (Global and Per Port Basis) • IEEE 802.1d Rapid Spanning Tree Protocol RSTP Support • Tail Tag Mode (1 Byte Added Before FCS) Sup- port at Port 5 to Inform the Processor Which Ingress Port Receives the Packet • 1.4 Gbps High-Performance Memory Bandwidth and Shared Memory Based Switch Fabric with Fully Non-Blocking Configuration • Dual MII with MAC 5 and PHY 5 on Port 5, SW5MII/RMII fo.
KSZ8895MLX

Download KSZ8895MLX Datasheet
KSZ8895MQX/RQX/FQX/MLX Integrated 5-Port 10/100 Managed Ethernet Switch with MII/RMII Interface Features Advanced Switch Features • IEEE 802.1q VLAN Support for up to 128 Active VLAN Groups (Full-Range 4096 of VLAN IDs) • Static MAC Table Supports up to 32 Entries • VLAN ID Tag/Untagged Options, Per Port Basis • IEEE 802.1p/q Tag Insertion or Removal on a Per Port Basis Based on Ingress Port (Egress) • Programmable Rate Limiting at the Ingress and Egress on a Per Port Basis • Jitter-Free Per Packet Based Rate Limiting Sup- port • Broadcast Storm Protection with Percentage Con- trol (Global and Per Port Basis) • IEEE 802.1d Rapid Spanning Tree Protocol RSTP Support • Tail Tag Mode (1 Byte Added Before FCS) Sup- port at Port 5 to Inform the Processor Which Ingress Port Receives the Packet • 1.4 Gbps High-Performance Memory Bandwidth and Shared Memory Based Switch Fabric with Fully Non-Blocking Configuration • Dual MII with MAC 5 and PHY 5 on Port 5, SW5MII/RMII fo.


KSZ8895FQX KSZ8895MLX KSZ9031MNX


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)