DatasheetsPDF.com

74AUP2G17

Part Number	74AUP2G17
Manufacturer	nexperia
Description	Low-power dual Schmitt trigger
Published	Jul 25, 2019
Detailed Description	74AUP2G17 Low-power dual Schmitt trigger Rev. 9 — 31 January 2022 Product data sheet 1. General description The 74AUP2...
Datasheet	74AUP2G17 PDF File

Overview

74AUP2G17 Low-power dual Schmitt trigger Rev.
9 — 31 January 2022 Product data sheet 1.
General description The 74AUP2G17 is a dual buffer with Schmitt-trigger inputs.
This device ensures very low static and dynamic power consumption across the entire VCC range from 0.
8 V to 3.
6 V.
This device is fully specified for partial power down applications using IOFF.
The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
2.
Features and benefits • Wide supply voltage range from 0.
8 V to 3.
6 V • CMOS low power dissipation • High noise immunity • Overvoltage tolerant inputs to 3.
6 V • Low noise overshoot and undershoo...

Similar Datasheet

74AUP2G00 Low-power dual 2-input NAND gate - NXP
74AUP2G00 DUAL NAND GATE - Diodes
74AUP2G00 Low-power dual 2-input NAND gate - nexperia
74AUP2G00-Q100 Low-power dual 2-input NAND gate - nexperia
74AUP2G02 DUAL NOR GATE - Diodes
74AUP2G02 Low-power Dual 2-input NOR Gate - NXP
74AUP2G02 Low-power dual 2-input NOR gate - nexperia
74AUP2G04 Low-power dual inverter - NXP
74AUP2G04 DUAL INVERTERS - Diodes
74AUP2G04 Low-power dual inverter - nexperia

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)