DatasheetsPDF.com

SN74LS109

LOW POWER SCHOTTKY

Description

SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and K pins together. http://onsemi.com MODE SELE...

ON Semiconductor

Download SN74LS109 Datasheet

Similar Datasheet

SN74LS10 TRIPLE 3-INPUT NAND GATE - Motorola
SN74LS10 TRIPLE 3-INPUT POSITIVE-NAND GATES - Texas Instruments
SN74LS10 TRIPLE 3-INPUT NAND GATE - ON Semiconductor
SN74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP - Motorola
SN74LS107A DUAL J-K FLIP-FLOPS - Texas Instruments
SN74LS109 LOW POWER SCHOTTKY - ON Semiconductor
SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop - ON Semiconductor
SN74LS109A DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP - Motorola
SN74LS109A Dual J-K Positive-Edge-Triggered Flip-Flops - Texas Instruments
SN74LS11 TRIPLE 3-INPUT AND GATE - Motorola

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)