DatasheetsPDF.com

SN74LS109A

ON Semiconductor

Dual JK Positive Edge-Triggered Flip-Flop


Description
SN74LS109A Dual JK Positive Edge−Triggered Flip−Flop The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and K pins together. MODE SELECT − TRUTH TABLE ...



ON Semiconductor

SN74LS109A

File Download Download SN74LS109A Datasheet


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)