25AA128 Datasheet: 128K SPI Bus Serial EEPROM





25AA128 128K SPI Bus Serial EEPROM Datasheet

Part Number 25AA128
Description 128K SPI Bus Serial EEPROM
Manufacture Microchip Technology
Total Page 26 Pages
PDF Download Download 25AA128 Datasheet PDF

Features: www.DataSheet4U.com 25AA128/25LC128 128 K SPI Bus Serial EEPROM Device Selectio n Table Part Number 25LC128 25AA128 VCC Range 2.5-5.5V 1.8-5.5V Page Size 64 B yte 64 Byte Temp. Ranges I,E I Packages P, SN, ST, MF P, SN, ST, MF Features • Max. Clock 10 MHz • Low-power CMO S Technology - Max. Write Current: 5 mA at 5.5V, 10 MHz - Read Current: 5 mA a t 5.5V, 10 MHz - Standby Current: 5 μA at 5.5V • 16,384 x 8-bit Organizatio n • 64 Byte Page • Self-timed Erase and Write Cycles (5 ms max.) • Block Write Protection - Protect none, 1/4, 1/2 or all of array • Built-in Write Protection - Power-on/off data protecti on circuitry - Write enable latch - Wri te-protect pin • Sequential Read • High Reliability - Endurance: 1,000,000 erase/write cycles - Data retention: > 200 years - ESD protection: > 4000V Temperature Ranges Supported; - Indus trial (I): -40°C to +85°C - Automotiv e (E): -40°C to +125°C • Standard a nd Pb-free Packages Available Description The Microchip Technology Inc. 25AA128/25LC128 (.

Keywords: 25AA128, datasheet, pdf, Microchip Technology, 128K, SPI, Bus, Serial, EEPROM, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

www.DataSheet4U.com
25AA128/25LC128
128K SPI Bus Serial EEPROM
Device Selection Table
Part Number
25LC128
25AA128
VCC Range
2.5-5.5V
1.8-5.5V
Page Size
64 Byte
64 Byte
Features
• Max. Clock 10 MHz
• Low-power CMOS Technology
- Max. Write Current: 5 mA at 5.5V, 10 MHz
- Read Current: 5 mA at 5.5V, 10 MHz
- Standby Current: 5 μA at 5.5V
• 16,384 x 8-bit Organization
• 64 Byte Page
• Self-timed Erase and Write Cycles (5 ms max.)
• Block Write Protection
- Protect none, 1/4, 1/2 or all of array
• Built-in Write Protection
- Power-on/off data protection circuitry
- Write enable latch
- Write-protect pin
• Sequential Read
• High Reliability
- Endurance: 1,000,000 erase/write cycles
- Data retention: > 200 years
- ESD protection: > 4000V
• Temperature Ranges Supported;
- Industrial (I):
- Automotive (E):
-40°C to +85°C
-40°C to +125°C
• Standard and Pb-free Packages Available
Pin Function Table
Name
Function
CS
SO
WP
VSS
SI
SCK
HOLD
VCC
Chip Select Input
Serial Data Output
Write-Protect
Ground
Serial Data Input
Serial Clock Input
Hold Input
Supply Voltage
Temp. Ranges
I,E
I
Packages
P, SN, ST, MF
P, SN, ST, MF
Description
The Microchip Technology Inc. 25AA128/25LC128
(25XX128*) are 128k-bit Serial Electrically Erasable
PROMs. The memory is accessed via a simple Serial
Peripheral Interface (SPI) compatible serial bus. The
bus signals required are a clock input (SCK) plus sep-
arate data in (SI) and data out (SO) lines. Access to the
device is controlled through a Chip Select (CS) input.
Communication to the device can be paused via the
hold pin (HOLD). While the device is paused,
transitions on its inputs will be ignored, with the
exception of Chip Select, allowing the host to service
higher priority interrupts.
The 25XX128 is available in standard packages
including 8-lead PDIP and SOIC, and advanced
packaging including 8-lead DFN and 8-lead TSSOP.
Pb-free (Pure Sn) finish is also available.
Package Types (not to scale)
TSSOP
(ST)
PDIP/SOIC
(P, SN)
CS 1
SO 2
WP 3
VSS 4
8 VCC
7 HOLD
6
5
SCK
SI
CS 1
SO 2
WP 3
VSS 4
8 VCC
7 HOLD
6 SCK
5 SI
DFN
(MF)
CS 1
SO 2
WP 3
VSS 4
8 VCC
7 HOLD
6 SCK
5 SI
* 25XX128 is used in this document as a generic part number for the 25AA128, 25LC128 devices.
© 2007 Microchip Technology Inc.
DS21831C-page 1

                    
                    






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)