DatasheetsPDF.com

ASM5I9352

Part Number	ASM5I9352
Manufacturer	Alliance Semiconductor
Description	11-Output Zero Delay Buffer
Published	May 9, 2008
Detailed Description	July 2005 rev 0.2 2.5V or 3.3V, 200 MHz, 11 Output Zero Delay Buffer Features Output frequency range: 25MHz to 200...
Datasheet	ASM5I9352 PDF File

Overview

July 2005 rev 0.
2 2.
5V or 3.
3V, 200 MHz, 11 Output Zero Delay Buffer Features Output frequency range: 25MHz to 200MHz Output frequency range: 16.
67MHz to 200MHz Input frequency range: 16.
67MHz to 200MHz ASM5I9352 The ASM5I9352 features an LVCMOS reference clock input and provides 11 outputs partitioned in 3 banks of 5, 4, and 2 outputs.
Bank A divides the VCO output by 4 or 6 while Bank B divides by 4 and 2 and Bank C divides by 2 and 4 per SEL(A:C) settings, see Table 2.
These dividers allow output to input ratios of 3:1, 2:1, 3:2, 1:1, 2:3, 1:2, and 1:3.
Each LVCMOS compatible output can drive 50Ω series or parallel terminated transmission lines.
For series terminated transmission ...

Similar Datasheet

ASM5I9350 3.3V 1:10 LVCMOS PLL Clock Generator - Alliance Semiconductor
ASM5I9351 9-Output Zero Delay Buffer - Alliance Semiconductor
ASM5I9352 11-Output Zero Delay Buffer - Alliance Semiconductor

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)