SHARC Processor
Description
SUMMARY
High performance 32-Bit DSP—applications in audio, medical, military, wireless communications, graphics, imaging, motor-control, and telephony
Super Harvard Architecture—four independent buses for dual data fetch, instruction fetch, and nonintrusive zerooverhead I/O
Code compatible with all other sharc family DSPs Single-instruction multiple-data (SI...
Similar Datasheet