72-Mbit QDR II+ SRAM Four-Word Burst Architecture
Description
CY7C25632KV18 CY7C25652KV18
72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
Features
■ Separate independent read and write data ports ❐ Supports concurrent transactions
■ 550 MHz clock for high bandwidth
■ Four-word burst for reducing ad...
Similar Datasheet