DatasheetsPDF.com

HEF4015B

Part Number	HEF4015B
Manufacturer	nexperia
Description	Dual 4-bit static shift register
Published	Jul 24, 2019
Detailed Description	HEF4015B Dual 4-bit static shift register Rev. 10 — 26 November 2021 Product data sheet 1. General description The HEF...
Datasheet	HEF4015B PDF File

Overview

HEF4015B Dual 4-bit static shift register Rev.
10 — 26 November 2021 Product data sheet 1.
General description The HEF4015B is a dual edge-triggered 4-bit static shift register (serial-to-parallel converter).
Each shift register has a serial data input (nD), a clock input (nCP), four fully buffered parallel outputs (Q0 to Q3) and an overriding asynchronous master reset input (nMR).
Information present on nD is shifted to the first register position, and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of nCP.
A HIGH on nMR clears the register and forces Q0 to Q3 to LOW, independent of nCP and nD.
Inputs include clamp diodes.
This enables the u...

Similar Datasheet

HEF40106B Hex inverting Schmitt trigger - NXP
HEF40106B Hex inverting Schmitt trigger - Philips
HEF40106B Hex inverting Schmitt trigger - nexperia
HEF40106B-Q100 Hex inverting Schmitt trigger - nexperia
HEF4011B Quadruple 2-input NAND gate - NXP
HEF4011B Quadruple 2-input NAND gate - Philips
HEF4011B Quad 2-input NAND gate - nexperia
HEF4011B-Q100 Quad 2-input NAND gate - nexperia
HEF4011UB Quadruple 2-input NAND gate - NXP
HEF4012B Dual 4-input NAND gate - NXP

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)