DatasheetsPDF.com

TC55V040AFT

Toshiba
Part Number TC55V040AFT
Manufacturer Toshiba
Description 8-Bit FULL CMOS SRAM
Published Mar 23, 2006
Detailed Description TC55V040AFT-55,-70 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 524,288-WORD BY 8-BIT FULL CMOS STATIC RAM ...
Datasheet PDF File TC55V040AFT PDF File

TC55V040AFT
TC55V040AFT

Overview
TC55V040AFT-55,-70 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 524,288-WORD BY 8-BIT FULL CMOS STATIC RAM DESCRIPTION The TC55V040AFT is a 4,194,304-bit static random access memory (SRAM) organized as 524,288 words by 8 bits.
Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.
3 to 3.
6 V power supply.
Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz and a minimum cycle time of 55 ns.
It is automatically placed in low-power mode at 0.
5 µA standby current (at VDD = 3 V, Ta = 25°C, maximum) when chip enable ( CE1 ) is asserted high or (CE2) is asserted low.
There are three control inputs.
CE1 and CE2 are used to select the device and for data retention control, and output enable ( OE ) provides fast memory access.
This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required.
And, with a guaranteed operating extreme temperature range of −40° to 85°C, the TC55V040AFT can be used in environments exhibiting extreme temperature conditions.
The TC55V040AFT is available in normal and reverse pinout plastic 40-pin thin-small-outline package (TSOP).
FEATURES • • • • • • • Low-power dissipation Operating: 10.
8 mW/MHz (typical) Single power supply voltage of 2.
3 to 3.
6 V Power down features using CE1 and CE2 Data retention supply voltage of 1.
5 to 3.
6 V Direct TTL compatibility for all inputs and outputs Wide operating temperature range of −40° to 85°C Standby Current (maximum): 3.
6 V 3.
0 V 7 µA 5 µA • Access Times (maximum): TC55V040AFT -55 Access Time CE1 Access Time CE2 Access Time OE Access Time 55 ns 55 ns 55 ns 30 ns -70 70 ns 70 ns 70 ns 35 ns • Package: TSOP 40-P-1014-0.
50 (AFT) (Weight: 0.
32 g typ) PIN ASSIGNMENT (TOP VIEW) 40 PIN TSOP 1 40 PIN NAMES A0~A18 Address Inputs CE1 , CE2 R/W OE 20 (Normal) 21 I/O1~I/O8 VDD GND NC Chip Enable Read/Write Control Output Enable Data In...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)