DatasheetsPDF.com

CY7C1298H

1-Mbit (64K x 18) Pipelined DCD Sync SRAM

Description

www.DataSheet4U.com CY7C1298H 1-Mbit (64K x 18) Pipelined DCD Sync SRAM Features Registered inputs and outputs for pipelined operation Optimal for performance (Double-Cycle deselect) — Depth expansion without wait state 64K × 18-bit common I/O architecture 3.3V core power supply (VDD) 2.5V/3.3V I/O power supply (VDDQ) Fast clock-to-output times...

Cypress Semiconductor

Download CY7C1298H Datasheet

Similar Datasheet

CY7C1292DV18 (CY7C1292DV18 / CY7C1294DV18) SRAM 2-Word Burst Architecture - Cypress Semiconductor
CY7C1294DV18 (CY7C1292DV18 / CY7C1294DV18) SRAM 2-Word Burst Architecture - Cypress Semiconductor
CY7C1297F 1-Mbit (64K x 18) Flow-Through Sync SRAM - Cypress Semiconductor
CY7C1298F 1-Mbit (64K x 18) Pipelined DCD Sync SRAM - Cypress Semiconductor
CY7C1298H 1-Mbit (64K x 18) Pipelined DCD Sync SRAM - Cypress Semiconductor

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)