DatasheetsPDF.com

74F112

Part Number	74F112
Manufacturer	NXP
Title	Dual J-K negative edge-triggered flip-flop
Description	The 74F112, Dual Negative Edge-Triggered JK-Type Flip-Flop, feature individual J, K, Clock (CPn), Se...
Features	• Industrial temperature range available (–40°C to +85°C) DESCRIPTION The 74F112, Dual Negative Edge-Triggered JK-Type ...
Published	Apr 3, 2005
Datasheet	74F112 PDF File

Features

• Industrial temperature range available (–40°C to +85°C) DESCRIPTION The 74F112, Dual Negative Edge-Triggered JK-Type Flip-Flop, feature individual J, K, Clock (CPn), Set (SD) and Reset (RD) inputs, true (Qn) and complementary (Qn) outputs. The SD ...

Similar Datasheet

74F11 Triple 3-Input AND Gate - National Semiconductor
74F11 Triple 3-Input AND Gate - Fairchild Semiconductor
74F11 Triple 3-input NAND gate - NXP
74F11 Triple 3-Input AND Gate - Texas Instruments
74F112 Dual J-K negative edge-triggered flip-flop - NXP
74F112 Dual JK Negative Edge-Triggered Flip-Flop - Fairchild Semiconductor
74F112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP - Texas Instruments
74F113 Dual J-K negative edge-triggered flip-flops - NXP
74F113 Dual JK Negative Edge-Triggered Flip-Flop - Fairchild Semiconductor
74F114 Dual JK Negative Edge-Triggered Flip-Flop - Fairchild Semiconductor

INDEX :5 7 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)