com
MITSUBISHI SEMICONDUCTOR
TRANSISTOR ARRAY
IMIN PREL
.
ation nge.
pecific to cha final s subject a t o re is is nic limits a e: Th tr Notice parame Som
ARY
M63850P/FP
4-UNIT 1.
5A DMOS ARRAY WITH CLAMP DIODE
PIN CONFIGURATION
COM 1 O1← 2 IN1→ 3 GND 16 →O4 15 ←IN4 14 VDD 13 12
DESCRIPTION The M63850P/FP is a inverter input power DMOS
transistor array that consists of 4 independent output N-channel DMOS
transistors.
4 5
GND
FEATURES 4 circuits of N-channels DMOS High breakdown voltage (VDS ≥ 80V) High-current driving (IDS(max) = 1.
5A) With clamping diodes Drain-source on-state low resistance (RON = 0.
72Ω, @ = 1.
25A) Wide operating temperature range (Ta...