DatasheetsPDF.com

IS61DDPB22M36

Part Number	IS61DDPB22M36
Manufacturer	Integrated Silicon Solution
Description	DDR-IIP (Burst of 2) CIO Synchronous SRAMs
Published	Jul 25, 2016
Detailed Description	72 Mb (2M x 36 & 4M x 18) DDR-IIP (Burs. t of 2) CIO Synchronous SRAMs (2.5 Cycle Read Latency) Advanced Information M...
Datasheet	IS61DDPB22M36 PDF File

Overview

72 Mb (2M x 36 & 4M x 18) DDR-IIP (Burs.
t of 2) CIO Synchronous SRAMs (2.
5 Cycle Read Latency) Advanced Information May 2009 Features • 2M x 36 or 4M x 18.
• On-chip delay-locked loop (DLL) for wide data valid window.
• Common data input/output bus.
• Synchronous pipeline read with self-timed late write operation.
• Double data rate (DDR-IIP) interface for read and write input ports.
• Fixed 2-bit burst for read and write operations.
• Clock stop support.
• Two input clocks (K and K) for address and control registering at rising edges only.
• Industrial temperature available upon request.
• Two echo clocks (CQ and CQ) that are delivered simultaneously with data.
• +1.
8V core power supply and 1.
5, 1.
8V VDDQ, used with 0.
75, 0.
9V VREF.
• HSTL input and output levels.
• Registered addresses, write and read controls, byte writes, data in, and data outputs.
• Full data coherency.
• Boundary scan using limited set of JTAG 1149.
1 functions.
• Byte write capability.
• Fine ball grid array (FBGA) package - 15mm x 17mm body size - 1mm pitch - 165-ball (11 x 15) array • Programmable impedance output drivers via 5x user-supplied precision resistor.
Description The 72Mb IS61DDPB22M36 and IS61DDPB24M18 are synchronous, high-performance CMOS static random access memory (SRAM) devices.
These SRAMs have a common I/O bus.
The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed.
Refer to the Timing Reference Diagram for Truth Table on page 8 for a description of the basic operations of these DDR-IIP (Burst of 2) CIO SRAMs.
The input addresses are registered on all rising edges of the K clock.
The DQ bus operates at double data rate for reads and writes.
The following are registered internally on the rising edge of the K clock: • Read and write addresses • Address load • Read/write enable Byte writes • Data-in • Data-out The following are registered on the rising edge of the K clock: • Byte writes • Data-in for second burst addre...

Similar Datasheet

IS61DDPB22M18A 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDPB22M18A1 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDPB22M18A2 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDPB22M18B 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDPB22M18B1 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDPB22M18B2 36Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDPB22M36 DDR-IIP (Burst of 2) CIO Synchronous SRAMs - Integrated Silicon Solution
IS61DDPB22M36A 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDPB22M36A1 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDPB22M36A2 72Mb DDR-IIP(Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)