DatasheetsPDF.com

IS43R32800

Integrated Silicon Solution
Part Number IS43R32800
Manufacturer Integrated Silicon Solution
Description 256Mb DDR Synchronous DRAM
Published Jul 25, 2016
Detailed Description IS43R32800 8Mx32 256Mb DDR Synchronous DRAM FEBUARY 2009 FEATURES • Vdd/Vddq=2.5V+0.2V (-5, -6, -75) • Double data r...
Datasheet PDF File IS43R32800 PDF File

IS43R32800
IS43R32800



Overview
IS43R32800 8Mx32 256Mb DDR Synchronous DRAM FEBUARY 2009 FEATURES • Vdd/Vddq=2.
5V+0.
2V (-5, -6, -75) • Double data rate architecture; two data transfers per clock cycle • Bidirectional, data strobe (DQS) is transmitted/ received with data • Differential clock input (CLK and /CLK) • DLL aligns DQ and DQS transitions with CLK transitions edges of DQS • Commands entered on each positive CLK edge; • Data and data mask referenced to both edges of DQS • 4 bank operation controlled by BA0, BA1 (Bank Address) • /CAS latency –2.
0/2.
5/3.
0 (programmable) • Burst length - 2/4/8 (programmable) • Burst type - Sequential/ Interleave (programmable) • Auto precharge / All bank precharge controlled by A8 • 4096 refresh cycles/ 64ms (4 banks concurrent refresh) • Auto refresh and Self refresh • Row address A0-11/ Column address A0-7, A9SSTL_2 Interface • Package 144-ball FBGA • Available in Industrial Temperature • Temperature Range: Commercial (0oC to +70oC) DESCRIPTION: IS43R32800 is a 4-bank x 2,097,152-word x32bit Double Data Rate Synchronous DRAM, with SSTL_2 interface.
All control and address signals are referenced to the rising edge of CLK.
Input data is registered on both edges of data strobe, and output data and data strobe are referenced on both edges of CLK.
The IS43R32800 achieves very high speed clock rate up to 200 MHz .
It is packaged in 144-ball FBGA.
KEY TIMING PARAMETERS Parameter -5 -6 -75 Unit Clk Cycle Time CAS Latency = 3 5 6 7.
5 ns CAS Latency = 2.
5 5 6 7.
5 ns CAS Latency = 2 7.
5 7.
5 7.
5 ns Clk Frequency CAS Latency = 3 200 167 143 MHz CAS Latency = 2.
5 200 167 143 MHz CAS Latency = 2 143 143 143 MHz Access Time from Clock CAS Latency = 3 +0.
70 +0.
70 +0.
70 ns CAS Latency = 2.
5 +0.
70 +0.
70 +0.
70 ns CAS Latency = 2 +0.
75 +0.
75 +0.
70 ns ADDRESS TABLE Parameter 8M x 32 Configuration 2M x 32 x 4 banks Bank Address Pins BA0, BA1 Autoprecharge Pins A8/AP Row ...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)