DatasheetsPDF.com

5P49V5913

Renesas
Part Number 5P49V5913
Manufacturer Renesas
Description Programmable Clock Generator
Published Jan 28, 2020
Detailed Description Programmable Clock Generator 5P49V5913 DATASHEET Description Features The 5P49V5913 is a programmable clock generat...
Datasheet PDF File 5P49V5913 PDF File

5P49V5913
5P49V5913



Overview
Programmable Clock Generator 5P49V5913 DATASHEET Description Features The 5P49V5913 is a programmable clock generator intended for high performance consumer, networking, industrial, computing, and data-communications applications.
Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using I2C interface.
This is IDTs fifth generation of programmable clock technology (VersaClock® 5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant clock inputs.
A glitchless manual switchover function allows one of the redundant clocks to be selected during normal operation.
Two select pins allow up to 4 different configurations to be programmed and accessible using processor GPIOs or bootstrapping.
The different selections may be used for different operating modes (full function, partial function, partial power-down), regional standards (US, Japan, Europe) or system production margin testing.
The device may be configured to use one of two I2C addresses to allow multiple devices to be used in a system.
Pin Assignment OUT0_SEL_I2CB VDDO0 VDDD VDDO1 OUT1 OUT1B CLKIN CLKINB XOUT XIN/REF VDDA CLKSEL 1 24 23 22 21 20 19 18 2 17 3 EPAD 16 4 GND 15 5 14 6 13 7 8 9 10 11 12 VDDO2 OUT2 OUT2B VDDA NC NC SD/OE SEL1/SDA SEL0/SCL VDDA NC NC 24-pin VFQFPN • Generates up to two independent output frequencies • High performance, low phase noise PLL, < 0.
7ps RMS typical phase jitter on outputs: – PCIe Gen1, 2, 3 compliant clock capability – USB 3.
0 compliant clock capability – 1GbE and 10GbE • Two fractional output dividers (FODs) • Independent Spread Spectrum capability on each output pair • Four banks of internal non-volatile in-system programmable or factory programmable OTP memory • I2C serial programming interface • One reference LVCMOS output clock • Two universal output pairs: – Each configurable as one differential output pair or two LVCMOS outputs • I/O Standards: –...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)