DatasheetsPDF.com

5P49V5907

Part Number	5P49V5907
Manufacturer	Integrated Device Technology
Description	Programmable Clock Generator
Published	Jan 27, 2016
Detailed Description	Programmable Clock Generator 5P49V5907 DATASHEET Description The 5P49V5907 is a programmable clock generator intended...
Datasheet	5P49V5907 PDF File

Overview

Programmable Clock Generator 5P49V5907 DATASHEET Description The 5P49V5907 is a programmable clock generator intended for high performance consumer, networking, industrial, computing, and data-communications applications.
Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using I2C interface.
This is IDTs fifth generation of programmable clock technology (VersaClock® 5).
The frequencies are generated from a single reference clock or crystal.
Two select pins allow up to 4 different configurations to be programmed and accessible using processor GPIOs or bootstrapping.
The different selections may be used for different operating modes (full function, partial function, partial power-down), regional standards (US, Japan, Europe) or system production margin testing.
The device may be configured to use one of two I2C addresses to allow multiple devices to be used in a system.
Pin Assignment OUT0_SEL_I2CB VDDO0 OE_buffer VDD VDDO NC OEB6,7 VDDO1 OUT1 OUT1B NC XOUT XIN/REF VDDA VDDO OUT7 OUT7B OUT6 OUT6B SD/OE 40 39 38 37 36 35 34 33 32 31 1 30 2 29 3 28 4 27 5 26 EPAD 6 25 7 24 8 23 9 22 10 21 11 12 13 14 15 16 17 18 19 20 VDDO2 OUT2 OUT2B VDD VDD VDD_CORE OUT3 OUT3B NC NC SEL1/SD SEL0/SCL VDD VDDO OUT5 OUT5B OEB3,5 VDDO4 OUT4 OUT4B 40-pin VFQFPN Features • Generates up to four independent output frequencies with a total of 7 differential outputs and one reference output • Supports multiple differential output I/O standards: – Three universal outputs pairs with each configurable as one differential output pair (LVDS, LVPECL or regular HCSL) or two LVCMOS outputs.
Frequency of each output pair can be individually programmed – Four copies of Low Power HCSL(LP-HCSL) outputs.
• Programmable frequency: – See Output Features and Descriptions for details • One reference LVCMOS output clock • High performance, low phase noise PLL, <0.
7 ps RMS typical phase jitter on outputs: – PCIe Gen1, 2, 3 compliant clock capability – USB 3.
0 complian...

Similar Datasheet

5P49V5901 Programmable Clock Generator - Integrated Device Technology
5P49V5901 Programmable Clock Generator - Renesas
5P49V5907 Programmable Clock Generator - Integrated Device Technology
5P49V5907 Programmable Clock Generator - Renesas
5P49V5908 Programmable Clock Generator - Integrated Device Technology
5P49V5908 Programmable Clock Generator - Renesas
5P49V5913 Programmable Clock Generator - Integrated Device Technology
5P49V5913 Programmable Clock Generator - Renesas
5P49V5914 Programmable Clock Generator - Integrated Device Technology
5P49V5914 Programmable Clock Generator - Renesas

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)