DatasheetsPDF.com

82P33731

Renesas
Part Number 82P33731
Manufacturer Renesas
Description Synchronous Equipment Timing Source
Published Aug 13, 2020
Detailed Description Synchronous Equipment Timing Source for 10G/40G/100G Synchronous Ethernet 82P33731 Datasheet HIGHLIGHTS • Synchronous ...
Datasheet PDF File 82P33731 PDF File

82P33731
82P33731

Overview
Synchronous Equipment Timing Source for 10G/40G/100G Synchronous Ethernet 82P33731 Datasheet HIGHLIGHTS • Synchronous Equipment Timing Source (SETS) for Synchronous Ethernet (SyncE) per ITU-T G.
8264 • DPLL1 generates ITU-T G.
8262 compliant SyncE clocks, Telcordia GR-1244-CORE/GR-253-CORE, and ITU-T G.
813 compliant SONET/ SDH clocks • DPLL2 performs rate conversions for synchronization interfaces or for other general purpose timing applications • APLL3 is Voltage Controlled Crystal Oscillator (VCXO) based and generates clocks with jitter <0.
3 ps RMS (10 kHz to 20 MHz) for: 10GBASE-R, 10GBASE-W, 40GBASE-R and 100GBASE-R • APLL1 and APLL2 generate clocks with jitter < 1 ps RMS (12 kHz to 20 MHz) for: 1000BASE-T and 1000BASE-X • Fractional-N input dividers support a wide range of reference frequencies • Locks to 1 Pulse Per Second (PPS) references • DPLLs, APLL1 and APLL2 can be configured from an external EEPROM after reset FEATURES • Composite clock inputs (IN1 and IN2) accept 64 kHz synchronization interface signals per ITU-T G.
703 • Differential reference inputs (IN3 to IN8) accept clock frequencies between 1 PPS and 650 MHz • Single ended inputs (IN9 to IN14) accept reference clock frequencies between 1 PPS and 162.
5 MHz • Loss of Signal (LOS) pins (LOS0 to LOS3) can be assigned to any clock reference input • Reference monitors qualify/disqualify references depending on activity, frequency and LOS pins • Automatic reference selection state machines select the active reference for each DPLL based on the reference monitors, priority tables, revertive and non-revertive settings and other programmable settings • Fractional-N input dividers enable the DPLLs to lock to a wide range of reference clock frequencies including: 10/100/1000 Ethernet, 10G/ 40G/100G Ethernet, OTN, SONET/SDH, PDH, TDM, GSM, CPRI, and GNSS frequencies • Any reference inputs (IN3 to IN14) can be designated as external sync pulse inputs (1 PPS, 2 kHz, 4 kHz or 8 kHz) associated with a selectable r...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)