DatasheetsPDF.com

74LV00APW

nexperia
Part Number 74LV00APW
Manufacturer nexperia
Description Quad 2-input NAND gate
Published Dec 27, 2020
Detailed Description 74LV00A Quad 2-input NAND gate Rev. 1 — 19 December 2018 Product data sheet 1. General description The 74LV00A is a qu...
Datasheet PDF File 74LV00APW PDF File

74LV00APW
74LV00APW

Overview
74LV00A Quad 2-input NAND gate Rev.
1 — 19 December 2018 Product data sheet 1.
General description The 74LV00A is a quad 2-input NAND gate.
Inputs are overvoltage tolerant.
This feature allows the use of these devices as translators in mixed voltage environments.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
This device is fully specified for partial power down applications using IOFF.
The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
2.
Features and benefits • Wide supply voltage range from 2.
0 V to 5.
5 V • Maximum tpd of 9 ns at 5 V • Typical VOL(p) < 0.
8 V at VCC = 3.
3 V, Tamb = 25 °C • Typical VOH(v) > 2.
3 V at VCC = 3.
3 V, Tamb = 25 °C • Supports mixed-mode voltage operation on all ports • IOFF circuitry provides partial Power-down mode operation • Latch-up performance exceeds 250 mA per JESD 78 Class II • ESD protection: • MM: MM JESD22-...


Similar Datasheet


Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)