DatasheetsPDF.com

CD54HC534

Texas Instruments
Part Number CD54HC534
Manufacturer Texas Instruments
Description Octal D-Type Flip-Flop
Published Aug 25, 2021
Detailed Description Data sheet acquired from Harris Semiconductor SCHS188C January 1998 - Revised April 2004 CD54/74HC534, CD54/74HCT534, C...
Datasheet PDF File CD54HC534 PDF File

CD54HC534
CD54HC534

Overview
Data sheet acquired from Harris Semiconductor SCHS188C January 1998 - Revised April 2004 CD54/74HC534, CD54/74HCT534, CD54/74HC564, CD54/74HCT564 High-Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered [ /Title (CD74 HC534 , CD74 HCT53 4, CD74 HC564 , CD74 HCT56 Features Description • Buffered Inputs • Common Three-State Output-Enable Control • Three-State Outputs • Bus Line Driving Capability • Typical Propagation Delay = CL = 15pF, TA = 25oC (Clock 13ns at VCC to Output) = 5V, • Fanout (Over Temperature Range) - Standard Outputs .
.
.
.
.
.
.
.
.
.
.
.
.
.
.
10 LSTTL Loads - Bus Driver Outputs .
.
.
.
.
.
.
.
.
.
.
.
.
15 LSTTL Loads • Wide Operating Temperature Range .
.
.
-55oC to 125oC • Balanced Propagation Delay and Transition Times • Significant Power Reduction Compared to LSTTL Logic ICs • HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V • HCT Types - 4.
5V to 5.
5V Operation - Direct LSTTL Input Logic Compatibility, VIL= 0.
8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il ≤ 1µA at VOL, VOH The ’HC534, ’HCT534, ’HC564, and ’HCT564 are high speed Octal D-Type Flip-Flops manufactured with silicon gate CMOS technology.
They possess the low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LSTTL loads.
Due to the large output drive capability and the three-state feature, these devices are ideally suited for interfacing with bus lines in a bus organized system.
The two types are functionally identical and differ only in their pinout arrangements.
The ’HC534, ’HCT534, ’HC564, and ’HCT564 are positive edge triggered flip-flops.
Data at the D inputs, meeting the setup and hold time requirements, are inverted and transferred to the Q outputs on the positive going transition of the CLOCK input.
When a high logic level is applied to the OUTPUT ENABLE input, all outputs go to a high impedance state, regardless of what signals ...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)