DatasheetsPDF.com

IS61QDB21M18C

Part Number	IS61QDB21M18C
Manufacturer	ISSI
Description	18Mb QUAD Synchronous SRAM
Published	Feb 17, 2024
Detailed Description	IS61QDB21M18C IS61QDB251236C 1Mx18, 512Kx36 18Mb QUAD (Burst 2) Synchronous SRAM JANUARY 2021 FEATURES  512Kx36 and ...
Datasheet	IS61QDB21M18C PDF File

Overview

IS61QDB21M18C IS61QDB251236C 1Mx18, 512Kx36 18Mb QUAD (Burst 2) Synchronous SRAM JANUARY 2021 FEATURES  512Kx36 and 1Mx18 configuration available.
 On-chip Delay-Locked Loop (DLL) for wide data valid window.
 Separate independent read and write ports with concurrent read and write operations.
 Synchronous pipeline read with EARLY write operation.
 Double Data Rate (DDR) interface for read and write input ports.
 Fixed 2-bit burst for read and write operations.
 Clock stop support.
 Two input clocks (K and K#) for address and control registering at rising edges only.
 Two output clocks (C and C#) for data output control.
 Two echo clocks (CQ and CQ#) that are delivered simultaneo...

Similar Datasheet

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)