DatasheetsPDF.com

54HC10

Part Number 54HC10
Manufacturer Texas Instruments
Title Triple 3-Input NAND Gates
Description This device contains three independent 3-input NAND gates. Each gate performs the Boolean function Y = A ● B ● C in positive logic. Device Infor...
Features
• Buffered inputs
• Wide operating voltage range: 2 V to 6 V
• Wide operating temperature range: -55°C to +125°C
• Supports fanout up to 10 LSTTL loads
• Significant power reduction compared to LSTTL logic ICs 2 Applications
• Alarm / tamper detect circuit
• S-R latch 1A 1 1B 2 2A 3 2B 4 2C...

File Size 1.07MB
Datasheet 54HC10 PDF File







Similar Datasheet

54HC109 :   High Speed CMOS Logic – 54HC109   Dual J-K  Flip-flop with Set and Reset in bare die form Rev 1.0 16/4/18 Descrip  tion Features: The 54HC1 09 is fabricated using a 2.5µm 5V CMOS process and has the same high speed performance of LSTTL com  bined with CMOS low power consumption. The J and K logic level at positive clock edge changes the devices out put state. Set and Reset functions are asynchronous, operating independently of the clock and executed b y a logic low on the corresponding input. Schmitt-trigger action in the clock input makes the circuit highly toler ant to slower clock rise and fall times.   ƒ High speed with clock tolerant inputs ƒ Low Input Current: 1µA ƒ Outputs dir.

54HC11 : This device contains three independent 3-input AND gates. Each gate performs the Boolean function Y = A ● B ● C in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HC11M SOIC (14) 8.70 mm × 3.90 mm CD74HC11E PDIP (14) 19.30 mm × 6.40 mm CD54HC11F CDIP (14) 21.30 mm × 7.60 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 14 VCC 13 1C 12 1Y 11 3C 10 3B 9 3A 8 3Y Functional pinout CopyrighAtn©I2M0P21OTReTxaAsNInTsNtruOmTeInCtsEInactotrhpeoreatnedd of this data sheet addresses availability, warranty, changes, use iSnusbamfeittyD-corcituicmael anpt pFleiceadtbioancsk, 1 intellectual property m.

54HC112 : The ’HC112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the CLK pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flipflops perform as toggle flip-flops by tying J and K high.

54HC133 : This NAND gate utilizes advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits All gates have buffered outputs All devices have high noise immunity and the ability to drive 10 LS-TTL loads The 54HC 74HC logic family is functionally as well as pin-out compatible with the standard 54LS 74LS logic family All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground Features Y Typical propagation delay 20 ns Y Wide power supply range 2 – 6V Y Low quiescent current 20 mA maximum (74HC Series) Y Low input current 1 mA maximum Y Fanout of 10 LS-TTL loads .

54HC138 : .

54HC138 : The SNx4HC138 devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories using a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible. PART NUMBER SN74HC138D SN74HC138DB SN74HC138N SN74HC138NS SN74HC138PW SN54HC138J SN54HC138W SN54HC138FK Device Information PACKAGE(1) BODY SIZE (NOM).

54HC139A : MOTOROLA SEMICONDUCTOR TECHNICAL DATA Dual 1-of-4 Decoder/ Demultiplexer High–Performance Silicon–Gate CMOS The MC54/74HC139A is identical in pinout to the LS139. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device consists of two independent 1–of–4 decoders, each of which decodes a two–bit Address to one–of–four active–low outputs. Active–low Selects are provided to facilitate the demultiplexing and cascading functions. The demultiplexing function is accomplished by using the Address inputs to select the desired device output, and utilizing the Select as a data input. • Output Drive Capability: 10 LSTTL Loa.

54HC14 : This Material Copyrighted By Its Respective Manufacturer This Material Copyrighted By Its Respective Manufacturer This Material Copyrighted By Its Respective Manufacturer This Material Copyrighted By Its Respective Manufacturer This Material Copyrighted By Its Respective Manufacturer This Material Copyrighted By Its Respective Manufacturer .

54HC14 : Features: The 54HC14 Hex Schmitt-Trigger Inverter is fabricated using a 2.5µm 5V CMOS process with the same high speed performance of LSTTL combined with CMOS low power consumption. The device performs the Boolean function Y = Ᾱ in positive logic. Device inputs are compatible with Standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs. Schmitt-Trigger inputs transform slow input rise and fall times into sharply defined jitter-free ou  tput signals. Due to the hysteresis voltage of the Schmitt trigger, the 54HC14 is useful in noisy environments. ƒ Output Drive Capability: 10 LSTTL Loads ƒ Low Input Current: 1µA ƒ Outputs directly interface CMOS, NMOS and TTL .

54HC148 : This priority encoder utilizes advanced silicon-gate CMOS technology It has the high noise immunity and low power consumption typical of CMOS circuits as well as the speeds and output drive similar to LB-TTL This priority encoder accepts 8 input request lines 0– 7 and outputs 3 lines A0–A2 The priority encoding ensures that only the highest order data line is encoded Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry All data inputs and outputs are active at the low logic level All inputs are protected from damage due to static discharge by internal diode clamps to VCC and ground Features Y Typical pr.

54HC151 : .

54HC153 : The SNx4HC153 is a dual data selector/multiplexer containing full binary decoding to select one of four data sources. Both channels are controlled by the same address select inputs, and each channel includes its own strobe (G) input. A high level at the strobe terminal forces the repective output low. PART NUMBER SN74HC153D SN74HC153N SN74HC153NS SN74HC153PW SN54HC153J SNJ54HC153FK Device Information PACKAGE(1) BODY SIZE (NOM) SOIC (16) 9.90 mm × 3.90 mm PDIP (16) 19.31 mm × 6.35 mm SO (16) 6.20 mm × 5.30 mm TSSOP (16) 5.00 mm × 4.40 mm CDIP (16) 24.38 mm × 6.92 mm LCCC (20) 8.89 mm × 8.45 mm (1) For all available packages, see the orderable addendum at the end of the data she.

54HC153 : SG 54HC153 SG 14HC153 41() A1 A0 D0 D1 D2 D3 Y X X X X X XHL L L L X X XLL L L H X X XLH L H X L X XLL L H X H X XLH H L X X L XLL H L X X H XLH H H X X X LLL H H X X X HLH VCC…………….-0.5~+7.0V V1….…..-1.5V~+Vcc+1.5V VO……….-0.5V~Vcc+0.5V I1()…….…..±20mA IO()…………...± 25mA ICC(VccGND )± 50mA TA , Tr ,Tf VCC……………….2V~6V V1…………………………..0~VCC VO……..…………..0~VCC 54HC……..-55℃~+125℃ 74HC………-400C~+85℃ VCC=2.0V….…...≤ 1000ns PD*………………...500mW TS…………...-65℃~+150℃ (10 )TL。 T L…………………..300℃ :PD:-12mW/℃( 65℃ 85℃) -12mW/℃( 100℃ 125℃) VCC =4.5V………..≤ 500ns VCC =6.0V….……..≤400ns VIH () VIL () VOH () VI=VIHVIL |IO| ≤20µA VI=VILVIH |IO| ≤4.0mA.

54HC157 : .

54HC164 : These 8-bit shift registers feature AND-gated serial inputs and an asynchronous clear (CLR) input. The gated serial (A and B) inputs permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the f1irst flip-flop. Data at the serial inputs can be ch2anged while CLK is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of CLK. The 54HC164 is characterized for operation over the full military temperature range of –55℃ to 125℃. T.

54HC164 : The M54HC164 is an high speed CMOS 8 BIT SIPO SHIFT REGISTER fabricated with silicon gate C2MOS technology. The M54HC164 is an 8 bit shift register with serial data entry and an output from each of the eight DILC-14 FPC-14 ORDER CODES PACKAGE FM DILC FPC M54HC164D M54HC164K EM M54HC164D1 M54HC164K1 stages. Data is entered serially through one of two inputs (A or B), either of these inputs can be used as an active high enable for data entry through the other input. An unused input must be high, or both inputs connected together. Each low-to-high transition on the clock inputs shifts data one place to the right and enters into QA the logic NAND of the two data inputs (A x B), the data.




Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)