DatasheetsPDF.com

CXL5515M

Part Number	CXL5515M
Manufacturer	Sony Corporation
Description	CMOS-CCD 1H Delay Line for PAL
Published	Mar 27, 2005
Detailed Description	CXL5515M/P CMOS-CCD 1H Delay Line for PAL Description The CXL5515M/P are CMOS-CCD delay line ICs designed for processing...
Datasheet	CXL5515M PDF File

Overview

CXL5515M/P CMOS-CCD 1H Delay Line for PAL Description The CXL5515M/P are CMOS-CCD delay line ICs designed for processing video signals.
This ICs provide a 1H delay time for PAL chroma signals including the external lowpass filter.
Features • Single 5V power supply • Low power consumption • Built-in peripheral circuit • Built-in tripling PLL circuit • Center bias mode Absolute Maximum Ratings (Ta = 25°C) • Supply voltage VDD +6 • Operating temperature Topr –10 to +60 • Storage temperature Tstg –55 to +150 • Allowable power dissipation PD CXL5515M 350 CXL5515P 480 Recommended Operating Range (Ta = 25˚C) VDD 5V ± 5% Recommended Clock Conditions (Ta = 25˚C) • Input clock amplitude VCLK 0.
2 to 1.
0Vp-p (0.
4Vp-p Typ.
) • Clock frequency fCLK 4.
433619MHz • Input clock waveform Sine wave Block Diagram and Pin Configuration (Top View) CXL5515M 8 pin SOP (Plastic) CXL5515P 8 pin DIP (Plastic) Input Signal Amplitude VSIG 500mVp-p (Typ.
), 575mVp-p (Max.
) V °C °C Functions • 848-bit CCD register • Clock driver • Auto bias circuit • Input center bias circuit • Sample and hold circuit • Tripling PLL circuit • Inverted output Structure CMOS-CCD mW mW VDD 8 VCO OUT 7 VCO IN 6 CLK 5 PLL Auto-bias circuit Timing circuit Bias circuit CCD (848 bit) Output circuit (S/H 1 bit) Clock driver Bias circuit A Bias circuit B 1 IN 2 AB 3 OUT 4 VSS Sony reserves the right to change products and specifications without prior notice.
This information does not convey any license by any implication or otherwise under any patents or other right.
Application circuits shown, if any, are typical examples illustrating the operation of the devices.
Sony cannot assume responsibility for any problems arising out of the use of these circuits.
–1– E94904-ST CXL5515M/P Pin Description Pin No.
1 2 3 4 5 6 7 8 IN AB OUT VSS CLK VCO IN VCO OUT VDD Symbol I/O I O O — I I O — Signal input Auto-bias DC output Signal output GND Clock input (fsc) VCO input VCO output (3fsc) 5V power supply >10KΩ 40 to 500Ω Des...

Similar Datasheet

CXL5512M CMOS-CCD 1H Delay Line for NTSC - Sony Corporation
CXL5512P CMOS-CCD 1H Delay Line for NTSC - Sony Corporation
CXL5513M CMOS-CCD 1H Delay Line for NTSC - Sony Corporation
CXL5513P CMOS-CCD 1H Delay Line for NTSC - Sony Corporation
CXL5514M CMOS-CCD 1H Delay Line for PAL - Sony Corporation
CXL5514P CMOS-CCD 1H Delay Line for PAL - Sony Corporation
CXL5515M CMOS-CCD 1H Delay Line for PAL - Sony Corporation
CXL5515P CMOS-CCD 1H Delay Line for PAL - Sony Corporation

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)