DatasheetsPDF.com

74AC373

Fairchild Semiconductor
Part Number 74AC373
Manufacturer Fairchild Semiconductor
Description Octal Transparent Latch
Published Apr 3, 2005
Detailed Description 74AC373 • 74ACT373 Octal Transparent Latch with 3-STATE Outputs November 1988 Revised November 1999 74AC373 • 74ACT373...
Datasheet PDF File 74AC373 PDF File

74AC373
74AC373


Overview
74AC373 • 74ACT373 Octal Transparent Latch with 3-STATE Outputs November 1988 Revised November 1999 74AC373 • 74ACT373 Octal Transparent Latch with 3-STATE Outputs General Description The AC/ACT373 consists of eight latches with 3-STATE outputs for bus organized system applications.
The flipflops appear transparent to the data when Latch Enable (LE) is HIGH.
When LE is LOW, the data that meets the setup time is latched.
Data appears on the bus when the Output Enable (OE) is LOW.
When OE is HIGH, the bus output is in the high impedance state.
Features s ICC and IOZ reduced by 50% s Eight latches in a single package s 3-STATE outputs for bus interfacing s Outputs source/sink 24 mA s ACT373 has TTL-compatible inputs Ordering Code: Order Number 74AC373SC 74AC373SJ 74AC373MTC 74AC373PC 74ACT373SC 74ACT373SJ 74ACT373MSA 74ACT373MTC 74ACT373PC Package Number M20B M20D MTC20 N20A M20B M20D MSA20 MTC20 N20A Package Description 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.
300” Wide Body 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.
3mm Wide 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.
4mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.
300” Wide 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.
300” Wide Body 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.
3mm Wide 20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.
3mm Wide www.
DataSheet4U.
com 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.
4mm Wide 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.
300” Wide Device also available in Tape and Reel.
Specify by appending suffix letter “X” to the ordering information Logic Symbols Connection Diagram IEEE/IEC Pin Descriptions Pin Names D0–D7 LE OE O0–O7 FACT is a trademark of Fairchild Semiconductor Corporation.
Description Data Inputs Latch Enable Input Output Enable Input 3-STATE Latch Outputs © 1999 Fairchild Semiconductor Corporation DS009...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)