DatasheetsPDF.com

IDT723624

Part Number	IDT723624
Manufacturer	Integrated Device Technology
Description	CMOS bidirectional synchronous (clocked) FIFO memory
Published	Oct 11, 2006
Detailed Description	www.DataSheet4U.com CMOS SyncBiFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 .EATURES: • • • • • ...
Datasheet	IDT723624 PDF File

Overview

www.
DataSheet4U.
com CMOS SyncBiFIFOTM WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2 .
EATURES: • • • • • • • IDT723624 IDT723634 IDT723644 • • • • Memory storage capacity: IDT723624 – 256 x 36 x 2 IDT723634 – 512 x 36 x 2 IDT723644 – 1,024 x 36 x 2 Clock frequencies up to 83 MHz (8 ns access time) Two independent clocked FIFOs buffering data in opposite directions Select IDT Standard timing (using EFA, EFB, FFA, and FFB flags functions) or First Word Fall Through Timing (using ORA, ORB, IRA, and IRB flag functions) Programmable Almost-Empty and Almost-Full flags; each has three default offsets (8, 16 and 64) • • • Serial or parallel programming of partial flags Port B bus sizing of 36-bits (long word), 18-bits (word) and 9-bits (byte) Big- or Little-Endian format for word and byte bus sizes Master Reset clears data and configures FIFO, Partial Reset clears data but retains configuration settings Mailbox bypass registers for each FIFO Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) Auto power down minimizes power dissipation Available in space saving 128-pin Thin Quad Flatpack (TQFP) Industrial temperature range (–40°C to +85°C) is available .
UNCTIONAL BLOCK DIAGRAM www.
DataSheet4U.
com MBF1 Mail 1 Register Input Register 36 256 x 36 512 x 36 1,024 x 36 36 Output Register www.
DataSheet4U.
com RAM ARRAY Output BusMatching CLKA CSA W/RA ENA MBA MRS1 PRS1 Port-A Control Logic 36 FIFO1, Mail1 Reset Logic 36 Write Pointer Read Pointer Status Flag Logic EFB/ORB AEB FFA/IRA AFA SPM FS0/SD FS1/SEN A0-A35 EFA/ORA AEA FIFO1 Programmable Flag Offset Registers 10 FIFO2 Timing Mode FWFT B0-B35 Status Flag Logic Read Pointer Write Pointer 36 FFB/IRB AFB 36 Output Register Input BusMatching 36 256 x 36 512 x 36 1,024 x 36 36 Input Register RAM ARRAY FIFO2, Mail2 Reset Logic MRS2 PRS2 Mail 2 Register MBF2 Port-B Control Logic CLKB CSB W/RB ...

Similar Datasheet

IDT723611 CMOS SyncFIFO - Integrated Device Technology
IDT723612 BiCMOS SyncBi FIFO - Integrated Device Technology
IDT723613 CMOS Clocked FIFO - Integrated Device Technology
IDT723614 CMOS SyncBiFIFO - Integrated Device Technology
IDT723622 CMOS Bidirectional SyncFIFO memory - Integrated Device Technology
IDT723623 CMOS unidirectional Synchronous FIFO memories - IDT
IDT723624 CMOS bidirectional synchronous (clocked) FIFO memory - Integrated Device Technology
IDT723631 CMOS clocked FIFO memory - Integrated Device Technology
IDT723632 CMOS Bidirectional SyncFIFO memory - Integrated Device Technology
IDT723633 CMOS unidirectional Synchronous FIFO memories - IDT

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)