DatasheetsPDF.com

SY89202U

Micrel Semiconductor
Part Number SY89202U
Manufacturer Micrel Semiconductor
Description Precision 1:8 LVPECL Fanout Buffer
Published May 2, 2007
Detailed Description SY89202U Precision 1:8 LVPECL Fanout Buffer with Three ÷1/÷2/÷4 Clock Divider Output Banks General Description The SY89...
Datasheet PDF File SY89202U PDF File

SY89202U
SY89202U

Overview
SY89202U Precision 1:8 LVPECL Fanout Buffer with Three ÷1/÷2/÷4 Clock Divider Output Banks General Description The SY89202U is a precision, high-speed, integrated clock divider LVPECL fanout buffer capable of handling clocks up to 1.
5GHz.
Optimized for communications applications, the three independently controlled output banks are phase matched and can be configured for pass-through (÷1), ÷2 or ÷4 divide ratios.
The differential input includes Micrel’s unique, 3-pin input termination architecture that allows the user to interface to any AC- or DC-coupled signal as small as 100mV (200mVpp) without any level shifting or termination resistor networks in the signal path.
The low skew, low jitter outputs are 800mV, 100k compatible LVPECL, with extremely fast rise/fall times guaranteed to be less than 220ps.
The EN (enable) input guarantees that the ÷1, ÷2 and ÷4 outputs will start from the same state without any runt pulse after an asynchronous MR (master reset) is asserted.
This is accomplished by enabling the outputs after a four-clock delay to allow the counters to synchronize.
The SY89202U is part of Micrel’s Precision Edge® product family.
Datasheets and support documentation can be found on Micrel’s web site at www.
micrel.
com.
Features Precision Edge® Three low-skew LVPECL output banks with programmable ÷1, ÷2 and ÷4 divider options • Three independently programmable output banks • Guaranteed AC performance over temp and voltage: – >1.
5GHz clock frequency (fMAX) – <930ps In-to-Out tpd – <220ps tr/tf • Ultra-low jitter design: – <1psRMS random jitter (RJ) – <10psPP total jitter (clock) • Internal input termination • Patent-pending input termination and VT pin accepts AC- and DC-coupled inputs (CML, PECL, LVDS) • 800mV LVPECL output swing • CMOS/TTL-compatible output enable (EN) and divider select control • Power supply 2.
5V +5% or 3.
3V +10% • –40oC to +85oC industrial temperature range • Available in 32-pin QFN package Applications • All SONET/SDH channel sele...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)