DatasheetsPDF.com

ICSSSTUAH32868A

IDT
Part Number ICSSSTUAH32868A
Manufacturer IDT
Description 28-BIT CONFIGURABLE REGISTERED BUFFER
Published Oct 2, 2007
Detailed Description www.DataSheet4U.com DATASHEET 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 ICSSSTUAH32868A QERR pin (active low). T...
Datasheet PDF File ICSSSTUAH32868A PDF File

ICSSSTUAH32868A
ICSSSTUAH32868A

Overview
www.
DataSheet4U.
com DATASHEET 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 ICSSSTUAH32868A QERR pin (active low).
The convention is even parity, i.
e.
, valid parity is defined as an even number of ones across the DIMM-independent data inputs combined with the parity input bit.
To calculate parity, all DIMM-independent D-inputs must be tied to a known logic state.
If an error occurs and the QERR output is driven low, it stays latched low for a minimum of two clock cycles or until RESET is driven low.
If two or more consecutive parity errors occur, the QERR output is driven low and latched low for a clock duration equal to the parity error duration or until RESET is driven low.
If a parity error occurs on the clock cycle before the device enters the low-power (LPM) and the QERR output is driven low, then it stays lateched low for the LPM duration plus two clock cycles or until RESET is driven low.
The DIMM-dependent signals (DCKE0, DCKE1, DODT0, DODT1, DCS0 and DCS1) are not included in the parity check computation.
The C input controls the pinout configuration from register-A configuration (when low) to register-B configuration (when high).
The C input should not be switched during normal operation.
It should be hardwired to a valid low or high level to configure the register in the desired mode.
The device also supports low-power active operation by monitoring both system chip select (DCS0 and DCS1) and CSGEN inputs and will gate the Qn outputs from changing states when CSGEN, DCS0, and DCS1 inputs are high.
If CSGEN, DCS0 orDCS1 input is low, the Qn outputs will function normally.
Also, if both DCS0 and DCS1 inputs are high, the device will gate the QERR output from changing states.
If either DCS0 orDCS1 is low, the QERR output will function normally.
The RESET input has priority over the DCS0 and DCS1 control and when driven low will force the Qn outputs low, and the QERR output high.
If the chip-select control functionality is not desired, then the CSGEN inpu...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)