DatasheetsPDF.com

74AUP1G11

Part Number	74AUP1G11
Manufacturer	NXP
Description	Low-power 3-input AND gate
Published	Oct 31, 2007
Detailed Description	www.DataSheet4U.com 74AUP1G11 Low-power 3-input AND gate Rev. 01 — 4 September 2007 Product data sheet 1. General desc...
Datasheet	74AUP1G11 PDF File

Overview

www.
DataSheet4U.
com 74AUP1G11 Low-power 3-input AND gate Rev.
01 — 4 September 2007 Product data sheet 1.
General description The 74AUP1G11 provides a low-power, low-voltage single 3-input AND gate.
Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.
8 V to 3.
6 V.
This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.
8 V to 3.
6 V.
This device is fully speciﬁed for partial power-down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backﬂow current through the device when it is powered down.
2.
Features s Wide supply voltage range from 0.
8 V to 3.
6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.
8 V to 1.
3 V) x JESD8-11 (0.
9 V to 1.
65 V) x JESD8-7 (1.
2 V to 1.
95 V) x JESD8-5 (1.
8 V to 2.
7 V) x JESD8-B (2.
7 V to 3.
6 V) s ESD protection: x HBM JESD22-A114E Class 3A exceeds 5000 V x MM JESD22-A115-A exceeds 200 V x CDM JESD22-C101C exceeds 1000 V s Low static power consumption; ICC = 0.
9 µA (maximum) s Latch-up performance exceeds 100 mA per JESD 78 Class II s Inputs accept voltages up to 3.
6 V s Low noise overshoot and undershoot < 10 % of VCC s IOFF circuitry provides partial Power-down mode operation s Multiple package options s Speciﬁed from −40 °C to +85 °C and −40 °C to +125 °C www.
DataSheet4U.
com NXP Semiconductors 74AUP1G11 Low-power 3-input AND gate 3.
Ordering information Table 1.
Ordering information Package Temperature range Name 74AUP1G11GW 74AUP1G11GM 74AUP1G11GF −40 °C to +125 °C −40 °C to +125 °C −40 °C to +125 °C SC-88 XSON6 XSON6 Description plastic surface-mounted package; 6 leads Version SOT363 Type number plastic extremely thin small outline package; no leads; SOT886 6 terminals; body 1 × 1.
45 × 0.
5 mm plastic extremely thin small outline package; no leads; SOT891 6 terminals; body 1 × 1 × 0.
5 mm 4.
Marking Table 2.
Marking Marking code pU pU pU Type...

Similar Datasheet

74AUP1G00 Low-power 2-input NAND gate - NXP Semiconductors
74AUP1G00 SINGLE 2 INPUT POSITIVE NAND GATE - Diodes
74AUP1G00 Low-power 2-input NAND gate - nexperia
74AUP1G00-Q100 Low-power 2-input NAND gate - nexperia
74AUP1G02 Low-power 2-input NOR gate - NXP
74AUP1G02 SINGLE 2 INPUT POSITIVE NOR GATE - Diodes
74AUP1G02 Low-power 2-input NOR gate - nexperia
74AUP1G02-Q100 Low-power 2-input NOR gate - nexperia
74AUP1G04 Low-power inverter - NXP Semiconductors
74AUP1G04 Low power single inverter gate - STMicroelectronics

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)