DatasheetsPDF.com

PLL103-03

Part Number	PLL103-03
Manufacturer	PhaseLink Corporation
Description	DDR SDRAM Buffer
Published	Oct 28, 2008
Detailed Description	Preliminary PLL103-03 DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS FEATURES Generates 24-output buffers from one i...
Datasheet	PLL103-03 PDF File

Overview

Preliminary PLL103-03 DDR SDRAM Buffer with 4 DDR or 3 SDR/2 DDR DIMMS FEATURES Generates 24-output buffers from one input.
Supports up to 4 DDR DIMMS or 3 SDR DIMMS and 2 DDR DIMMS.
• Supports 266MHz DDR SDRAM.
• One additional output for feedback.
• Less than 5ns delay.
• Skew between any outputs is less than 100 ps.
www.
DataSheet4U.
com • 2.
5V or 3.
3V Supply range.
• Enhanced DDR and SDRAM Output Drive selected by I2C.
• Available in 48 pin SSOP.
• • PIN CONFIGURATION FBOUT VDD3.
3_2.
5 GND DDR0T_SDRAM10 DDR0C_SDRAM11 DDR1T_SDRAM0 DDR1C_SDRAM1 VDD3.
3_2.
5 GND DDR2T_SDRAM2 DDR2C_SDRAM3 VDD3.
3_2.
5 BUF_IN GND DDR3T_SDRAM4 DDR3C_SDRAM5 VDD3.
3_2.
5 GND DDR4T_SDRAM6 DDR4C_SDRAM7 DDR5T_SDRAM8 DDR5C_SDRAM9 DDR0T_SDRAM10 1 2 3 4 5 6 7 8 48 47 46 45 44 43 42 41 SEL_DDR VDD2.
5 GND DDR11T DDR11C DDR10T DDR10C VDD2.
5 GND DDR9T DDR9C VDD2.
5 PD# GND DDR8T DDR8C VDD2.
5 GND DDR7T DDR7C DDR6T DDR6C GND SCLK PLL103-03 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 BLOCK DIAGRAM VDD3.
3_2.
5 SDATA SDATA SCLK I2C Control DDR0C_SDRAM11 DDR1T_SDRAM0 DDR1C_SDRAM1 DDR2T_SDRAM2 DDR2C_SDRAM3 DDR3T_SDRAM4 DDR3C_SDRAM5 DDR4T_SDRAM6 Note: #: Active Low DESCRIPTIONS The PLL103-03 is designed as a 3.
3V/2.
5V buffer to distribute high-speed clocks in PC applications.
The device has 24 outputs.
These outputs can be configured to support four unbuffered DDR (Double Data Rate) DIMMS or to support 2 unbuffered standard SDR (Single Data Rate) DIMMS and 2 DDR DIMMS.
The PLL103-03 can be used in conjunction with the PLL202-04 or similar clock synthesizer for the VIA Pro 266 chipset.
The PLL103-03 also has an I2C interface, which can enable or disable each output clock.
When power up, all output clocks are enabled (has internal pull up).
BUF_IN DDR4C_SDRAM7 DDR5T_SDRAM8 DDR5C_SDRAM9 DDR6T DDR6C DDR7T DDR7C DDR8T DDR8C DDR9T DDR9C DDR10T DDR10C DDR11T DDR11C PD# FBOUT 47745 Fremont Blvd.
, Fremont, California 94538 TEL (510) 492-0990 FAX (510) 4...

Similar Datasheet

PLL103-01 Low Skew Buffer - PhaseLink Corporation
PLL103-02 DDR SDRAM Buffer - PhaseLink Corporation
PLL103-03 DDR SDRAM Buffer - PhaseLink Corporation
PLL103-04 1-to-4 Clock Distribution Buffer - PhaseLink Corporation
PLL103-05 1-to-5 Clock Distribution Buffer - PhaseLink Corporation
PLL103-06 DDR SDRAM Buffer - PhaseLink Corporation
PLL103-07 2 DIMM DDR Fanout Buffer - PhaseLink Corporation
PLL103-11 Low Skew Buffers - PhaseLink Corporation
PLL103-53 DDR SDRAM Buffer - PhaseLink Corporation

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)