DatasheetsPDF.com

IS42S16400F

Integrated Silicon Solution
Part Number IS42S16400F
Manufacturer Integrated Silicon Solution
Description 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
Published Apr 30, 2010
Detailed Description IS42S16400F IS45S16400F 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM FEATURES • Clock frequency: 2...
Datasheet PDF File IS42S16400F PDF File

IS42S16400F
IS42S16400F

Overview
IS42S16400F IS45S16400F 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM FEATURES • Clock frequency: 200, 166, 143, 133 MHz • Fully synchronous; all signals referenced to a positive clock edge • Internal bank for hiding row access/precharge • Single 3.
3V power supply • LVTTL interface • Programmable burst length – (1, 2, 4, 8, full page) • Programmable burst sequence: Sequential/Interleave • Self refresh modes • Auto refresh (CBR) • 4096 refresh cycles every 64 ms (Com, Ind, A1 grade) or 16ms (A2 grade) • Random column address every clock cycle • Programmable CAS latency (2, 3 clocks) • Burst read/write and burst read/single write operations capability • Burst termination by burst stop and precharge command OPTIONS • Package: 54-pin TSOP II 54-ball FBGA (8mm x 8mm) • Operating Temperature Range Commercial (0oC to +70oC) Industrial (-40oC to +85oC) Automotive Grade A1 (-40oC to +85oC) Automotive Grade A2 (-40oC to +105oC) www.
DataSheet4U.
com NOVEMBER 2009 OVERVIEW ISSI's 64Mb Synchronous DRAM is organized as 1,048,576 bits x 16-bit x 4-bank for improved performance.
The synchronous DRAMs achieve high-speed data transfer using pipeline architecture.
All inputs and outputs signals refer to the rising edge of the clock input.
KEY TIMING PARAMETERS Parameter Clk Cycle Time CAS Latency = 3 CAS Latency = 2 Clk Frequency CAS Latency = 3 CAS Latency = 2 Access Time from Clock CAS Latency = 3 CAS Latency = 2 -5 5 7.
5 200 133 5 6 -6 6 7.
5 166 133 5.
4 6 -7 7 7.
5 143 133 5.
4 6 Unit ns ns Mhz Mhz ns ns ADDRESS TABLE Parameter Configuration Refresh Count 4M x 16 1M x 16 x 4 banks Com.
/Ind.
4K/64ms A1 4K/64ms A2 4K/16ms A0-A11 A0-A7 BA0, BA1 A10/AP Row Addresses Column Addresses Bank Address Pins Auto Precharge Pins Copyright © 2006 Integrated Silicon Solution, Inc.
All rights reserved.
ISSI reserves the right to make changes to this specification and its products at any ...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)