DatasheetsPDF.com

MSC8126

Freescale Semiconductor
Part Number MSC8126
Manufacturer Freescale Semiconductor
Description Quad Digital Signal Processor
Published Apr 14, 2011
Detailed Description Freescale Semiconductor Data Sheet: Document Number: MSC8126 Rev. 14, 5/2008 MSC8126 FC PBGA–431 20 mm × 20 mm Quad D...
Datasheet PDF File MSC8126 PDF File

MSC8126
MSC8126

Overview
Freescale Semiconductor Data Sheet: Document Number: MSC8126 Rev.
14, 5/2008 MSC8126 FC PBGA–431 20 mm × 20 mm Quad Digital Signal Processor • Four StarCore™ SC140 DSP extended cores, each with an SC140 DSP core, 224 Kbyte of internal SRAM M1 memory (1436 Kbyte total), 16 way 16 Kbyte instruction cache (ICache), four-entry write buffer, external cache support, programmable interrupt controller (PIC), local interrupt controller (LIC), and low-power Wait and Stop processing modes.
• 475 Kbyte M2 memory for critical data/temporary data buffering.
• 4 Kbyte boot ROM.
• M2-accessible multi-core MQBus connecting the M2 memory with all four cores, operating at the core frequency, with data bus access of up to 128-bit reads and up to 64-bit writes, central efficient round-robin arbiter for core access to the bus, and atomic control of M2 memory access by the cores and local bus.
• Internal PLL configured are reset by configuration signal values.
• 60x-compatible system bus with 64 or 32 bit data and 32-bit address bus, support for multi-master designs, four-beat burst transfers (eight-beat in 32-bit data mode), port size of 64/32/16/8 bits controlled by the internal memory controller,.
access to external memory or peripherals, access by an external host to internal resources, slave support with direct access to internal resources including M1 and M2 memories, and on-device arbitration for up to four master devices.
• Direct slave interface (DSI) using a 32/64-bit slave interface with 21–25 bit addressing and 32/64-bit data transfers, direct access by an external host to internal/external resources, synchronous or asynchronous accesses with burst capability in synchronous mode, dual or single strobe mode, write and read buffers to improve host bandwidth, byte enable signals for 1/2/4/8-byte write granularity, sliding window mode for access using a reduced number of address pins, chip ID decoding to allow one CS signal to control multiple DSPs, broadcast mode to write to mu...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)