DatasheetsPDF.com

EDW2032BBBG

Elpida
Part Number EDW2032BBBG
Manufacturer Elpida
Description 2G bits GDDR5 SGRAM
Published Aug 13, 2015
Detailed Description DATA SHEET 2G bits GDDR5 SGRAM EDW2032BBBG (64M words x 32 bits) Specifications Features • Density: 2G bits • Organi...
Datasheet PDF File EDW2032BBBG PDF File

EDW2032BBBG
EDW2032BBBG

Overview
DATA SHEET 2G bits GDDR5 SGRAM EDW2032BBBG (64M words x 32 bits) Specifications Features • Density: 2G bits • Organization — 4Mbit x 32 I/O x 16 banks — 8Mbit x 16 I/O x 16 banks • Package — 170-ball FBGA — Lead-free (RoHS compliant) and Halogen-free • Power supply: — VDD: 1.
6V/1.
5V ± 3% and 1.
35V ± 3% — VDDQ: 1.
6V/1.
5V ± 3% and 1.
35V ± 3% • Data rate: 7.
0Gbps/6.
0Gbps/5.
0Gbps (max.
) • 16 internal banks • Four bank groups for tCCDL = 3tCK • 8n prefetch architecture: 256 bit per array Read or Write access for x32; 128 bit for x16 • Burst length (BL): 8 only • Programmable CAS latency: 6 to 20 • Programmable Write latency: 3 to 7 • Programmable CRC READ latency: 1 to 3 • Programmable CRC WRITE latency: 8 to 14 • Programmable EDC hold pattern for CDR • Precharge: auto precharge option for each burst access • Refresh: auto-refresh, self-refresh • Refresh cycles: 16384 cycles/32ms • Interface: Pseudo open drain (POD-15) • On-die termination (ODT): nom.
values of 60Ω or 120Ω • Pseudo open...


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)