DatasheetsPDF.com

G3402

Global Mixed-mode Technology
Part Number G3402
Manufacturer Global Mixed-mode Technology
Description 4-Bit Bidirectional Voltage Level Translator
Published Jan 11, 2016
Detailed Description Global Mixed-mode Technology G3402 4-Bit Bidirectional Voltage Level Translator for Open Drain and Push-Pull Applicat...
Datasheet PDF File G3402 PDF File

G3402
G3402


Overview
Global Mixed-mode Technology G3402 4-Bit Bidirectional Voltage Level Translator for Open Drain and Push-Pull Applications Features „ 4-Bit Bidirectional Translator for Open Drain and Push-Pull Bus Applications „ I2C and SMBus Compatible „ Less than 1.
5ns Maximum Propagation Delay to Accommodate Standard-Mode and Fast-Model I2C Devices and Multiple Masters „ Allows Voltage-Level Translator Between Š 1.
8V VCCA and 2.
5V, 3.
3V, 5V VCCB Š 2.
5V VCCA and 3.
3V, 5V VCCB Š 3.
3V VCCA and 5V VCCB Š VCCA ≦ VCCB „ Provides Bidirectional Voltage Translation without Direction Pin „ Max Data Rates Š 24Mbps for Push Pull Š Over 1.
3Mbps for Open Drain „ Low 3.
5Ω ON-State Connection Between Input and Output Ports Provides Less Signal Distortion „ Open-Drain I2C I/O Ports „ 5V Tolerant I2C I/O Ports to Support Mixed Mode Signal Operation „ High Impedance AN and BN Pins for OE=Low „ Lock-up-Free Operation for Isolation When OE=Low „ IEC 61000-4-2 Level 4 (±8kV Contact Discharge and ±15kV Air-gap Discharge) ESD Protection for pins B1, B2, B3, B4, OE and VCCB.
2kV HBM IEC61340-3-1 Protection for All Other Pins.
General Description The G3402 is a qual bidirectional I2C and SMBUS voltage-level translator with an output enable (OE) input, and is operational from 1.
2V to 3.
3V VCCA and 2.
5V to 5.
5V VCCB.
It allows bidirectional voltage translations between 1.
2V and 5V, without use of directional pin.
The low ON-state resistance (rON) of the switch ensures the connections to be with minimal propagation delay.
When OE is high, the translator switch is ON, and the AN I/O are connected to the BN I/O, respectively, allowing bidirectional data flow between ports.
When OE is low, the translator switch is off, and a high-impedance exists between ports.
Pull-up resistors are included on input and output lines internally to provide the logic high levels on the translator’s bus.
The size of the pull-up resistors are 10kΩ, and is allowed to use lower pull-up resistor value to minimal 1kΩ by adding ext...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)