SY100ELT23 Datasheet PDF Download, Microchip





(PDF) SY100ELT23 Datasheet Download

Part Number SY100ELT23
Description Dual Differential PECL-to-TTL Translator
Manufacture Microchip
Total Page 12 Pages
PDF Download Download SY100ELT23 Datasheet PDF

Features: SY100ELT23 Dual Differential PECL-to-TT L Translator Features • 3.0 ns Typic al Propagation Delay • <300 ps Typica l Within-Device Skew • Differential P ECL Inputs • 24 mA TTL Outputs • Fl ow-Through Pinouts • Internal Input 5 0 kΩ Pull-Down Resistors • Available in 8-Lead SOIC Package General Descri ption The SY100ELT23 is a dual differen tial PECL-to-TTL translator. Because PE CL (positive ECL) levels are used, only +5V and ground are required. The small outline 8-lead SOIC package and low sk ew, dual gate design make the ELT23 ide al for applications that require the tr anslation of a clock or data signal. Th e ELT23 is compatible with positive ECL 100K logic levels. Package Type SY10 0ELT23 8-Lead SOIC (Top View) D0 1 8 VCC /D0 2 7 Q0 LVPECL LVTTL /D1 3 6 Q1 D1 4 5 GND  2019 Microchip T echnology Inc. DS20006235A-page 1 SY1 00ELT23 1.0 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings † Power Sup ply Voltage (VCC) .................................................................

Keywords: SY100ELT23, datasheet, pdf, Microchip, Dual, Differential, PECL-to-TTL, Translator, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

SY100ELT23
Dual Differential PECL-to-TTL Translator
Features
• 3.0 ns Typical Propagation Delay
• <300 ps Typical Within-Device Skew
• Differential PECL Inputs
• 24 mA TTL Outputs
• Flow-Through Pinouts
• Internal Input 50 kΩ Pull-Down Resistors
• Available in 8-Lead SOIC Package
General Description
The SY100ELT23 is a dual differential PECL-to-TTL
translator. Because PECL (positive ECL) levels are
used, only +5V and ground are required. The small
outline 8-lead SOIC package and low skew, dual gate
design make the ELT23 ideal for applications that
require the translation of a clock or data signal.
The ELT23 is compatible with positive ECL 100K logic
levels.
Package Type
SY100ELT23
8-Lead SOIC
(Top View)
D0 1
8 VCC
/D0 2
7 Q0
LVPECL LVTTL
/D1 3
6 Q1
D1 4
5 GND
2019 Microchip Technology Inc.
DS20006235A-page 1

                    
              






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)