DatasheetsPDF.com

74AUP1G00

nexperia
Part Number 74AUP1G00
Manufacturer nexperia
Description Low-power 2-input NAND gate
Published Jul 23, 2019
Detailed Description 74AUP1G00 Low-power 2-input NAND gate Rev. 8 — 13 January 2022 Product data sheet 1. General description The 74AUP1G00...
Datasheet PDF File 74AUP1G00 PDF File

74AUP1G00
74AUP1G00


Overview
74AUP1G00 Low-power 2-input NAND gate Rev.
8 — 13 January 2022 Product data sheet 1.
General description The 74AUP1G00 is a single 2-input NAND gate.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
This device ensures very low static and dynamic power consumption across the entire VCC range from 0.
8 V to 3.
6 V.
This device is fully specified for partial power down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
2.
Features and benefits • Wide supply voltage range from 0.
8 V to 3.
6 V • CMOS low power dissipation • High noise immunity • Co...



Similar Datasheet


Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)