Dual 2-to-4 line decoder/demultiplexer
Description
74AHC139; 74AHCT139
Dual 2-to-4 line decoder/demultiplexer
Rev. 02 — 9 May 2008
Product data sheet
1. General description
The 74AHC139; 74AHCT139 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.
The 74AHC139; 74AHCT139 is a high-speed, dual 2-to-4 line ...
Similar Datasheet