® ISO-CMOS ST-BUS™ FAMILY MT8940 T1/CEPT Digital Trunk PLL Features • • Provides T1 clock at 1.
544 MHz locked to input frame pulse Sources CEPT (30+2) Digital Trunk/ST-BUS clock and timing signals locked to internal or external 8 kHz signal TTL compatible logic inputs and outputs Uncommitted 2-input NAND gate Single 5 volt power supply Low power ISO-CMOS technology ISSUE 8 March 1997 Ordering Information MT8940AE 24 Pin Plastic DIP (600 mil) -40°C to +85°C • • • • Description The MT8940 is a dual digital phase-locked loop providing the timing and synchronization signals for the T1 or CEPT transmission links and the ST-BUS.
The first PLL provides the T1 clock (1.
544 MHz) synchronized...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)