Part Number
|
MK2049-45 |
Manufacturer
|
Integrated Circuit Systems |
Description
|
3.3V Communications Clock PLL |
Published
|
Apr 7, 2011 |
Detailed Description
|
MK2049-45
3.3V Communications Clock PLL
Description
The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can pro...
|
Datasheet
|
MK2049-45
|
Overview
MK2049-45
3.
3V Communications Clock PLL
Description
The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation.
The first PLL is VCXO based and uses a pullable crystal to track signal wander and attenuate input jitter.
The second PLL is a translator for frequency multiplication.
Basic configuration is determined by a Mode/Frequency Selection Table.
Loop bandwidth and damping factor are programmable via external loop filter component selection.
Buffer Mode accepts a 10 to 50MHz input and will provide a jitter attenuated output at 0.
5 x ICLK, 1 x ICLK or 2 x ICLK.
In this mode the MK2049-45 is ideal for filtering jitter from high frequen...
Similar Datasheet