DatasheetsPDF.com

MK2049-36

Renesas
Part Number MK2049-36
Manufacturer Renesas
Description CLOCK PLL
Published May 8, 2020
Detailed Description 3.3 VOLT COMMUNICATIONS CLOCK PLL DATASHEET MK2049-36 Description The MK2049-36 is a Phased Locked Loop (PLL) based cl...
Datasheet PDF File MK2049-36 PDF File

MK2049-36
MK2049-36


Overview
3.
3 VOLT COMMUNICATIONS CLOCK PLL DATASHEET MK2049-36 Description The MK2049-36 is a Phased Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies.
With an 8 kHz clock input as a reference, the MK2049-36 generates T1, E1, T3, E3, OC3 and other communications frequencies.
This allows for the generation of clocks frequency-locked to an 8 kHz backplane clock, simplifying clock synchronization in communications systems.
This part also has a jitter-attenuated Buffer capability.
In this mode, the MK2049-36 is ideal for filtering jitter from clocks with high jitter.
IDT can customize these devices for many other different frequencies.
Contact your IDT representative for more details.
Features • Packaged in 20 pin SOIC • Pb (lead) free package • 3.
3 V + 5% operation • Meets the TR62411, ETS300 011, and GR-1244 specification for MTIE, Pull-in/Hold-in Range, Phase Transients, and Jitter Generation for Stratum 3, 4, and 4E • Accepts multiple inputs: 8 kHz backplane c...



Similar Datasheet


Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)