DatasheetsPDF.com

74ALVCH16600

nexperia
Part Number 74ALVCH16600
Manufacturer nexperia
Description 18-bit universal bus transceiver
Published Jul 25, 2019
Detailed Description 74ALVCH16600 18-bit universal bus transceiver; 3-state Rev. 3 — 15 January 2018 Product data sheet 1 General descripti...
Datasheet PDF File 74ALVCH16600 PDF File

74ALVCH16600
74ALVCH16600

Overview
74ALVCH16600 18-bit universal bus transceiver; 3-state Rev.
3 — 15 January 2018 Product data sheet 1 General description The 74ALVCH16600 is an 18-bit universal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions.
Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs.
For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH.
When LEAB is LOW, the A data is latched if CPAB is held at a HIGH or LOW logic level.
If LEAB is LOW, the A-bus data is stored in the flip-flop on the HIGH-to-LOW transition of CPAB.
When OEAB is LOW, the outputs are active.
When OEAB is HIGH, the outputs are in the high-impedance state.
The HIGH clock can be controlled with the clock-enable inputs (CEBA and CEAB).
Data flow for B-to-A is similar to that of A-to-B, but uses OEBA, LEBA and CPBA.
To ensure the high impedance state during power up or power...


Similar Datasheet


Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)