DatasheetsPDF.com

AD9500

Part Number	AD9500
Manufacturer	Analog Devices
Description	Digitally Programmable Delay Generator
Published	Mar 23, 2005
Detailed Description	a FEATURES 10 ps Delay Resolution 2.5 ns to 10 ␮ s Full-Scale Range Fully Differential Inputs Separate Trigger and Reset...
Datasheet	AD9500 PDF File

Overview

a FEATURES 10 ps Delay Resolution 2.
5 ns to 10 ␮ s Full-Scale Range Fully Differential Inputs Separate Trigger and Reset Inputs Low Power Dissipation—310 mW MIL-STD-883 Compliant Versions Available APPLICATIONS ATE Pulse Deskewing Arbitrary Waveform Generators High Stability Timing Source Multiple Phase Clock Generators TRIGGER TRIGGER RESET RESET Digitally Programmable Delay Generator AD9500 FUNCTIONAL BLOCK DIAGRAM CEXT +VS CS ECL COMMON AD9500 DIFFERENTIAL ANALOG INPUT STAGE ECL VOLTAGE REFERENCE TIMING CONTROL CIRCUIT Q Q INTERNAL DAC QR TTL LATCHES ECLREF RS REFERENCE CURRENT RSET –VS GROUND D0 D1 D2 D3 D4 D5 D6 D7 (LSB) (MSB) LATCH OFFSET ENABLE ADJUST GENERAL DESCRIPTION –VS The AD9500 is a digitally programmable delay generator, which provides programmed delays, selected through an 8-bit digital code, in resolutions as small as 10 ps.
The AD9500 is constructed in a high performance bipolar process, designed to provide high speed operation for both digital and analog circuits.
The AD9500 employs differential TRIGGER and RESET inputs which are designed primarily for ECL signal levels but function with analog and TTL input levels.
An onboard ECL reference midpoint allows both of the inputs to be driven by either single ended or differential ECL circuits.
The AD9500 output is a complementary ECL stage, which also provides a Q R parallel output circuit to facilitate reset timing implementations.
The digital control data is passed to the AD9500 through a transparent latch controlled by the LATCH ENABLE signal.
In the transparent mode, the internal DAC of the AD9500 will attempt to follow changes at the inputs.
The LATCH ENABLE is otherwise used to strobe the digital data into the AD9500 latches.
The AD9500 is available as an industrial temperature range device, –25°C to +85°C, and as an extended temperature range device, –55°C to +125°C.
Both grades are packaged in a 24-lead cerdip (0.
3" package width), as well as 28-leaded and leadless surface mount pack...

Similar Datasheet

AD9500 Digitally Programmable Delay Generator - Analog Devices
AD9501 Digitally Programmable Delay Generator - Analog Devices
AD9502 Hybrid RS-170 Video Digitizer - Analog Devices
AD9508 1.65 GHz Clock Fanout Buffer - Analog Devices
AD9510 1.2 GHz Clock Distribution IC - Analog Devices
AD9511 1.2 GHz Clock Distribution IC - Analog Devices
AD9512 1.2 GHz Clock Distribution - Analog Devices
AD9513 800MHz Clock Distribution - Analog Devices
AD9514 1.6 GHz Clock Distribution IC - Analog Devices
AD9515 1.6 GHz Clock Distribution IC - Analog Devices

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)