DatasheetsPDF.com

AD9513

Part Number	AD9513
Manufacturer	Analog Devices
Description	800MHz Clock Distribution
Published	Jan 24, 2006
Detailed Description	Data Sheet 800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs AD9513 FEATURES 1.6 GHz differential c...
Datasheet	AD9513 PDF File

Overview

Data Sheet 800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs AD9513 FEATURES 1.
6 GHz differential clock input 3 programmable dividers Divide-by in range from1 to 32 Phase select for coarse delay adjust Three 800 MHz/250 MHz LVDS/CMOS clock outputs Additive output jitter 300 fs rms Time delays up to 11.
6 ns Device configured with 4-level logic pins Space-saving, 32-lead LFCSP APPLICATIONS Low jitter, low phase noise clock distribution Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs High performance wireless transceivers High performance instrumentation Broadband infrastructure ATE GENERAL DESCRIPTION The AD9513 features a three-output clock distribution IC in a design that emphasizes low jitter and phase noise to maximize data converter performance.
Other applications with demanding phase noise and jitter requirements also benefit from this part.
There are three independent clock outputs that can be set to either LVDS or CMOS levels.
These outputs operate to 800 MHz in LVDS mode and to 250 MHz in CMOS mode.
Each output has a programmable divider that can be set to divide by a selected set of integers ranging from 1 to 32.
The phase of one clock output relative to the other clock output can be set by means of a divider phase select function that serves as a coarse timing adjustment.
CLK CLKB SYNCB FUNCTIONAL BLOCK DIAGRAM RSET VS GND /1.
.
.
/32 AD9513 LVDS/CMOS OUT0 OUT0B /1.
.
.
/32 LVDS/CMOS OUT1 OUT1B /1.
.
.
/32 LVDS/CMOS OUT2 ∆t OUT2B SETUP LOGIC 05595-001 VREF S10 S9 S8 S7 S6 S5 S4 S3 S2 S1 S0 Figure 1.
One of the outputs features a delay element with three selectable full-scale delay values (1.
8 ns, 6.
0 ns, and 11.
6 ns), each with 16 steps of fine adjustment.
The AD9513 does not require an external controller for operation or setup.
The device is programmed by means of 11 pins (S0 to S10) using 4-level logic.
The programming pins are internally biased to ⅓ VS.
The VREF pin provides a level of ⅔ VS.
VS (3.
3 V) and...

Similar Datasheet

AD9500 Digitally Programmable Delay Generator - Analog Devices
AD9501 Digitally Programmable Delay Generator - Analog Devices
AD9502 Hybrid RS-170 Video Digitizer - Analog Devices
AD9508 1.65 GHz Clock Fanout Buffer - Analog Devices
AD9510 1.2 GHz Clock Distribution IC - Analog Devices
AD9511 1.2 GHz Clock Distribution IC - Analog Devices
AD9512 1.2 GHz Clock Distribution - Analog Devices
AD9513 800MHz Clock Distribution - Analog Devices
AD9514 1.6 GHz Clock Distribution IC - Analog Devices
AD9515 1.6 GHz Clock Distribution IC - Analog Devices

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)